

# Mitschrift

# Entwurf integrierter Schaltungen

# Wintersemester 2013/14

17. Februar 2014

## Inhaltsverzeichnis

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Review of Digital Logic Gate Design</b>	<b>5</b>
2.1	Basic Logic Functions: INV, NAND, NOR . . . . .	5
2.2	Combinational Logic . . . . .	5
2.3	Sequential Logic Elements . . . . .	6
2.4	Implementation of Logic Circuits . . . . .	7
2.5	Power Estimation . . . . .	9
2.6	Digital Integrated Circuit Design . . . . .	10
2.7	MOS Transistor Structure and Operation . . . . .	11
2.8	Deep Submicron (DSM) Interconnect . . . . .	12
2.9	Computer-Aided-Design (CAD) of Digital Circuits . . . . .	12
<b>3</b>	<b>MOS Transistor</b>	<b>13</b>
3.1	Structure and Operation of the MOS Transistor . . . . .	13
3.2	Threshold Voltage of the MOS Transistor . . . . .	14
3.2.1	Intrinsic Carrier Concentration . . . . .	15
3.3	First-Order Current-Voltage Characteristics . . . . .	18
3.4	Derivation of Velocity-Saturated Current Equations . . . . .	20
3.4.1	Effect of High Fields . . . . .	21
3.5	Capacitances of the MOS transistor . . . . .	23
<b>4</b>	<b>MOS Inverter Circuits</b>	<b>26</b>
4.1	Voltage Transfer Characteristics . . . . .	27

4.2	Noise Margin Definitions . . . . .	28
4.2.1	Single-Source Noise Margin . . . . .	28
4.2.2	Multiple-Source Noise Margin (MSNM) . . . . .	29
4.3	Resistive Load Inverter Design . . . . .	30
4.4	NMOS Transistors as Load Devices . . . . .	32
4.4.1	Saturated Enhancement Load ( $V_{GS} = V_{DS}$ ) . . . . .	32
4.4.2	Linear Enhancement Load . . . . .	34
4.4.3	Complementary MOS (CMOS) Inverters . . . . .	34
4.5	Layout design of CMOS Inverter . . . . .	40
4.6	Pseudo-NMOS Inverters . . . . .	40
4.7	Sizing Inverters . . . . .	41
4.8	Tristate Inverters . . . . .	43
<b>5</b>	<b>Static MOS Gate Circuits</b>	<b>43</b>
5.1	CMOS Gate Circuits . . . . .	44
5.2	Basic CMOS Gate Sizing . . . . .	45
5.2.1	Fanin and Fanout Considerations . . . . .	46
5.2.2	Multilevel logic implementation (AND8) . . . . .	47
5.2.3	Voltage Transfer Characteristics (VTC) of CMOS gates . . . . .	48
5.3	Complex CMOS Gates . . . . .	49
5.4	XOR and XNOR Gates . . . . .	51
5.5	Multiplexer Circuits . . . . .	51
5.6	FlipFlops and Latches (sequential circuits) . . . . .	52
5.6.1	Basic Bistable Circuits . . . . .	52
5.6.2	SR Latch (set-reset latch, active high, 2 NORs) . . . . .	53
5.6.3	SR Latch (set-reset latch, active low, 2 NANDs) . . . . .	53
5.6.4	JK-FlipFlop . . . . .	54
5.6.5	JK Master-Slave FlipFlop . . . . .	54
5.6.6	JK Edge-Triggered FlipFlop . . . . .	54
5.7	D Flip-Flop and Latches . . . . .	55
5.8	Power Dissipation in CMOS Gates . . . . .	57
5.8.1	Dynamic (Switching) Power . . . . .	58
5.8.2	Static (standby) Power . . . . .	60
5.8.3	Complete Power Equation . . . . .	60
5.9	Power and Delay Tradeoffs . . . . .	61
5.10	Summary . . . . .	62
<b>6</b>	<b>High-Speed CMOS Logic Design</b>	<b>63</b>
6.1	Switching Time Analysis . . . . .	64
6.1.1	Gate Sizing Revisited - Velocity Saturation Effects . . . . .	66
6.2	Detailed Load Capacitance Calculation . . . . .	67
6.2.1	Fanout Gate Capacitance . . . . .	67
6.2.2	Self-Capacitance Calculation . . . . .	68
6.2.3	Wire Capacitance . . . . .	70

6.3	Improving Delay Calculations with Input Slope . . . . .	70
6.4	Gate Sizing for Optimal Path Delay . . . . .	74
6.5	Inverter Chain Delay Optimization - FO4 Delay . . . . .	75
6.6	Path Optimization Using Logical Effort . . . . .	84
6.6.1	Understanding Logical Effort . . . . .	86
<b>7</b>	<b>Transfer Gate and Dynamic Logic Design</b>	<b>91</b>
7.1	Capacitive Feedthrough . . . . .	93
7.2	Charge Sharing . . . . .	95
7.2.1	CMOS Transmission Gate Delay . . . . .	102
7.2.2	Logical Effort with CMOS Transmission Gates . . . . .	105
7.3	Dynamic D-Latches and D-FlipFlops . . . . .	105
7.4	Domino Logic . . . . .	107
7.4.1	NOR3 in dynamic logic . . . . .	108
7.4.2	Adder function in Domino Logic . . . . .	111
7.4.3	Logical Effort for Domino Gates . . . . .	111
7.4.4	Limitations of Domino Logic . . . . .	112
7.4.5	Dual-Rail (Differential) Domino Logic . . . . .	113
7.4.6	Self-Resetting Circuits . . . . .	114

# 1 Introduction

- addresses the design of digital circuits
- train you to think like a circuit designer
- achieve a good balance among **speed, power consumption, reliability**
- digital integrated circuit design in 0.18  $\mu\text{m}$  and 0.13  $\mu\text{m}$

Contributions from several engineering specialists:

- system designer
- register transfer level (RTL) language
- logic design (gate level)
- circuit level (transistor schematic)
- geometric layout level (GDS-II)

3 Dinge für funktionierende Schaltung nötig:

- based on integrated circuit technology
  - circuit families
  - level of integration
  - programmable vs. fixed function

MOS/CMOS

- focus on circuit simulation
- hand analysis

Major DSM device and interconnect issues

DSM Devices

- short-channel-effects on  $V_T$  (Threshold Voltage)
- velocity saturation
- thin-oxide (tunneling / breakdown)
- subthreshold current
- DIBL (**device induced barrier lowering**)
- Hot-carrier effect (Elektronenbewegung durch Hitzeffekte)
- thin-oxide gate leakage (Leckströme Gate-Substrat)
- RC delay (Parasitäre Widerstände [?])
- IR drop (dünnere Leitungen  $\rightarrow$  Widerstand  $\rightarrow$  Spannungsabfall auf Versorgungsleitungen  $\rightarrow$  Spannung an Bauteil fehlt)
- L di/dt (schnellere Bauteile  $\rightarrow$  höhere Frequenzen möglich, dadurch aber Nebeneffekte)


- capacitive coupling (dünne, nahe beieinander liegende Leitungen → aufgestellte Platten → Kapazität zwischen Leitungen)
- inductive coupling (Leitungen sind in Relation zum Bauteil lang)
- electromigration (hoher Stromfluss → Material wird in eine bestimmte Richtung abgetragen → Leitungen werden abgetragen)
- antenna effects (Schleife wird zur Antenne: muss verhindert werden)
- Clock Skew (Verschiedene Gates erhalten das Clock Signal zu unterschiedlichen Zeitpunkten aufgrund von (tlw. obigen) Effekten an den Leitungsbahnen)

## 2 Review of Digital Logic Gate Design


**Wahrheitstabelle:** Wurde als „Was wäre wenn“-Tabelle bezeichnet:

Die Großbuchstaben A, B und F beschreiben die Verdrahtung, tatsächlich werden sie in diesem Kontext aber als Stellvertreter für das Signal benutzt.


### 2.1 Basic Logic Functions: INV, NAND, NOR



A	F
0	1
1	0



A	B	F
0	0	1
0	1	1
1	0	1
1	1	0




A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

### 2.2 Combinational Logic

- sum-of-products (DNF):  $F = AC \vee BC \vee AD \vee BD$
- product-of-sums (KNF):  $F = (A \vee B)(C \vee D)$


### XOR



A	B	F
0	0	0
0	1	1
1	0	1
1	1	0


$$F = A \oplus B = A\bar{B} \vee \bar{A}B$$

### XNOR



A	B	F
0	0	1
0	1	0
1	0	0
1	1	1



### MUX



Erneutes Erzeugen der Information durch Batteriespannung, kein direktes Durchschalten des Eingangssignals.


$$F = AS \vee B\bar{S}$$

### Buffer / Refresher



## 2.3 Sequential Logic Elements

FlipFlop (FF) not transparent (logisch!)  
Latch transparent



$Q^a$	C	D	$Q^n$
0	0	-	0
1	0	-	1
-	0 → 1	0	0
-	0 → 1	1	1
0	1	-	0
1	1	-	1
0	1 → 0	-	0
1	1 → 0	-	1

Excitation Table  
(Schaltfolgetabelle)


„-“heißt „Don't Care“.

C	D	$Q^n$
0	-	$Q^a$
1	-	$Q^a$
0 → 1	0	0
0 → 1	1	1
1 → 0	-	$Q^a$



Zusammengefasst zur  
Reduced Excitation Table

### Anmerkung zu De Morgan

De Morgan sollte nicht auf Schaltungen angewendet werden, da diese unverständlich werden:




## 2.4 Implementation of Logic Circuits



2 logic levels: 0 and 1

- Input impedance  $\rightarrow \infty$   
High Input Impedance  $\rightarrow$  Little Loading on Driving Signal
- Output impedance  $\rightarrow 0$   
Low Output Impedance  $\rightarrow$  Large Currents  $\rightarrow$  stable Output Voltage
- Power Consumption  $\approx 0$
- No Time Delay (Latency)


Logic abstraction of continuous signals:



(the input voltages  $V_{iL}$  and  $V_{iH}$  are defined by the points at which the magnitude of the slope of the voltage transfer characteristic is 1)

- functional (Schaltung muss eine binäre Funktion darstellen)
- Quantisation (Überführung von kontinuierlichen in diskrete Werte)
  - $\geq V_{iH} \rightarrow$  logical 1
  - $\leq V_{iL} \rightarrow$  logical 0
- Regeneration (Refreshen der Spannungslevels für logische 0 ( $V_{SS}$ ) und 1 ( $V_{DD}$ ))
- Directivity (Changes in an output level should not appear at any input of the same circuit)
- Fanout / Fanin (Anzahl der Schaltungen, die an die Ausgänge bzw. die Eingänge gehängt werden können)
- Noise Margin:
  - $NM_H = V_{oH} - V_{iH}$
  - $NM_L = V_{iL} - V_{oL}$
  - The circuit is working properly if Noise is inside these ranges
- „Output Signal should be better than Input Signal“
- Definition of Transient Characteristics  
(Schwarz: Input Voltage over Time, Rot: Output Voltage over Time)






Für Berechnungen von Hand → Oftmals Verwendung von idealen Eingangssignalen (Steigung  $\infty$ )

$t_r$ : rise time,  $t_f$ : fall time,  $t_{HL}$ : time high-low,  $t_{LH}$ : time low-high

$t_{PHL}$ : time propagation high-low,  $t_{PLH}$ : time propagation low-high



- finite rise and fall delays
- finite propagation times
- critical path (Wahl des schlechtesten Pfad, Verbesserung dessen Delays um Spezifikation zu erfüllen)
- glitches (kurzzeitiges, instabiles Ausgangssignal aufgrund verschiedener Laufzeiten unterschiedlicher Signalpfade in einer Schaltung)
- cycle time =  $\frac{1}{\text{clock frequency}}$   
Das Eingangssignal darf nicht schneller sein als das Propagation Delay  
→ clock = 20..50 · propagation delay für gut funktionierende Bauteile

## 2.5 Power Estimation

- gate switching consumes power
- minimization per logic operation varies for
  - logic (intern asynchron, output mit clock; wird hochgefahren bei Bedarf)

- memory (je nach Gebrauch; eher selten)
- clock (arbeitet immer)
- analog blocks (je nach Gebrauch)
- $P = I \cdot V_{DD}$   
where  $I$  is the current flowing from  $V_{DD}$  to Gnd
- static and dynamic power  
 $P_{\text{total}} = P_{\text{static}} + P_{\text{dynamic}}$
- $P_{\text{static}} = (I_{DC} + I_{\text{leakage}}) \cdot V_{DD}$   
Verbrauch, wenn das Gate nicht switcht
- $P_{\text{dynamic}} = C \cdot V_{DD}^2 \cdot f$  ( $\uparrow f \rightarrow \uparrow C$ )  
Verbrauch, wenn das Gate switcht  
Treiberfähigkeit  $C \Rightarrow$  balance of power and delay
- Höhere Frequenz verbraucht mehr Leistung

## 2.6 Digital Integrated Circuit Design

Simply stated, design is the effective management of a large number of engineering tradeoffs.

- timing  $\uparrow$  (Anforderungen an Geschwindigkeit steigen)
- power  $\uparrow$  (Immer mehr Gatter auf einer Fläche)
- area  $\downarrow$  (Immer kleinere Strukturen)
- reliability  $\uparrow$  (Anforderung an Lebensdauer [z.B. Flugzeug] steigen)
- and others
  - noise tolerance
  - testability
  - yield
  - temperature
  - supply fluctuations
  - time-to-market
  - cost
  - packaging


A popular misconception is that good circuit design includes new and innovative circuit topologies. Instead:

- first time right
- low cost
- time to volume (Zeit zur Massenfertigung)
- properly working for the expected lifetime

## 2.7 MOS Transistor Structure and Operation


- behaves like a switch
- can be used to build up complex logic functions:  
INV, BUFFER, NOR, NAND, MUX, D-FF

### NMOS



- poly silicon
- isolator (silicon dioxide)
- threshold voltage  $V_{Th}$

### Complementary MOS (CMOS)



$V_{in}$	0	1
PU	1	*
PMOS	leitet	sperrt
PD	*	0
NMOS	sperrt	leitet
$V_{out}$	$1 \vee * = 1$	$0 \vee * = 0$


\* = undefined / hochohmig

Stromfluss nur beim Umschalten → weniger Leistungsverbrauch

### Steady-State-Power


$$I_{DC} = \frac{V_{DD} - V_{oL}}{R_L}$$

⇒ CMOS exhibits low standby power



## 2.8 Deep Submicron (DSM) Interconnect


- to provide interconnects between gates
- to route the power supply and ground to all gates
- capacitance to ground
- interconnect issues now dominate the
  - performance ( $\rightarrow$  Timing)
  - reliability ( $\rightarrow$  Electromigration)
  - power distribution
- Possible Solution: Buffer insertion (um Leitungslänge in Griff zu bekommen)



## 2.9 Computer-Aided-Design (CAD) of Digital Circuits

- essential to the design process today
  - front-end, back-end tools
    - \* high-level description to gate-level design
    - \* physical design (Gate-Level Design to geometric layout in GDS-II)
  - ASIC vs. Full Custom
    - \* repetitive structures (data path, memory)
- SPICE (Netzwerktheorie)
  - nonlinear DC
  - large signal time domain (transient)
  - small-signal frequency domain
  - 1st MUST: mathematical / numerical model
  - 2nd MUST: apply practical parameters

- magic triangle



- most important design spec today:
  - time-to-market
  - time-to-volume
- Increasingly important specs in Europe (to differentiate from competition):  
Safe, Secure (Datensicherheit) & Reliable Circuits (SSRC)  
The Challenges Ahead
  - Understanding
  - Knowledge
  - Creativity
  - Reuse in other disciplines

### 3 MOS Transistor

- metal-oxide-semiconductor field-effect transistor
- MOS devices (Übergang Metall → Oxid), pn junctions, device capacitances
  - threshold voltage
  - current equations
  - capacitance models
- enhancement-mode devices (turn on voltage  $> 0V$ , Anreicherung)
- depletion-mode devices (turn on voltage  $> V_T$ , Verarmung)


Zuerst: back\_of\_the\_envelope or hand calculations („um kreativ zu werden“)

- Speed ( $\rightarrow$  Timing)
- Power Consumption
- Area
- (Reliability)

Dann: Iterative process with a CAD tools

#### 3.1 Structure and Operation of the MOS Transistor

- p-channel polysilicon-gate MOS
- two operating modes: on/off
- four terminals (Anschlüsse): Gate, Drain, Source and Bulk




Some Facts:

- Unipolartransistor (nur eine Ladungsträgersorte für Stromfluss verantwortlich)  
PMOS: Löcher → p-Kanal → n-Substrat  
NMOS: Elektronen → n-Kanal → p-Substrat
- Self-aligned (Gate bauen und von oben diffundieren, Verwendung von sehr hoch dotiertem Polysilicon anstatt von Metall)
- möglichst kleiner Kanal (L) → schneller Ladungsaustausch → low latency
- möglichst weites Gate (W) → große Ströme
- Silicon Surface: aktive (Transistor) und Feldregion (z.B. zwischen zwei benachbarten Transistoren auf einem Wafer → Isolation → kein Strom, nur elektrische Felder)
- Body (im Substrat)
- $V_T$ : + für nMos, - für pMos
- Bulk an Source anschliessen: Well Plugs / Substrate Ties: Anschluss des Bulks „oben“.
- STI (Shallow Trench Isolation) in der Feldregion (Isolationsverfahren in der Feldregion, z.B. zwischen den beiden Transistoren eines CMOS-Transistors)

### 3.2 Threshold Voltage of the MOS Transistor

(metal, insulator, semiconductor)



(p-type semiconductor)

### 3.2.1 Intrinsic Carrier Concentration<sup>1</sup>

Intrinsische Ladungsträgerkonzentration (Silizium)

$$n_i = 1.45 \cdot 10^{10} \frac{1}{\text{cm}^3} \quad (2.1)$$

Im intrinsischen Fall (also undotiert) gilt:

$$p = n$$

Mass Action Law

$$np = n_i^2 \quad (2.2)$$

Im dotierten Halbleiter:

p-Halbleiter	n-Halbleiter
$p \approx N_A \gg n_i$	$n \approx N_D \gg n_i$
$n = \frac{n_i^2}{N_A}$	$p = \frac{n_i^2}{N_D}$

Dotierung verschiebt das tatsächlichen Fermi-Niveau  $E_F$  um das elektrostatische Potential  $\Phi_F$  (built-in potential)

$$\Phi_{F_p} = \frac{kT}{q} \ln \left( \frac{n_i}{p} \right) (< 0) \quad (2.3a)$$

$$\Phi_{F_n} = \frac{kT}{q} \ln \left( \frac{n}{n_i} \right) (> 0) \quad (2.3b)$$

Konstanten:

$$V_{\text{Th}} = \frac{kT}{q} \stackrel{300K}{\approx} 26mV$$

$$k = 1.38 \cdot 10^{-23} \frac{VA_s}{K}$$

$$q = 1.602 \cdot 10^{-19} As$$

Materialien des Transistors:

Polysilizium (Gate<sup>2</sup>), SiO<sub>2</sub> (Isolator), Silizium (Substrat)

$$C_{\text{ox}} = \frac{\varepsilon_{\text{ox}}}{t_{\text{ox}}} \quad (2.5, \text{Oxidkapazität})$$


$$\varepsilon_{\text{ox}} = \varepsilon_r \cdot 8.85 \cdot 10^{-12} \frac{As}{Vm} \quad (\text{dielektrische Leitfähigkeit})$$

$$t_{\text{ox}} \leq 5nm \stackrel{\text{\AA}=10^{-10}m}{=} 50\text{\AA} \quad (\text{Oxiddicke})$$

<sup>1</sup>Eigenleitungsträgerdichte

<sup>2</sup>Keine Verwendung von Metall mehr aufgrund von Herstellungsschwierigkeiten im niedrigen  $\mu m$  Bereich

Flatband condition



Große Fläche links: Isolator  
 Kleine Fläche in der Mitte: Inversion Layer (mobile charge)  
 Große Fläche rechts: Depletion Layer (exposed fixed charge)

Flatband Voltage (needed to achieve the flatband condition)

$$V_{FB} = \Phi_{GC} - \frac{Q_{ox}}{C_{ox}} \quad (2.6)$$

Work function difference between Gate and Substrate

$$\Phi_{GC} = \Phi_G - \Phi_C$$

Negative Quantity Voltage

$$-\frac{Q_{ox}}{C_{ox}}$$

Gate Voltage for strong inversion (and to offset induced depletion-layer charge  $Q_B$ )

$$-2\Phi_F - \frac{Q_B}{C_{ox}}$$



Weite der Raumladungszone

$$X_d = \left( \frac{2\varepsilon_{Si}|\Phi_S - \Phi_F|}{qN_A} \right)^{\frac{1}{2}} \quad (2.7)$$

Ladung der Raumladungszone (immobile charge)

(+: n-Halbleiter, -: p-Halbleiter)

$$Q_B = \pm qN_A X_d = \pm \sqrt{2qN_A \varepsilon_{Si} |\Phi_S - \Phi_F|} \quad \text{für } |\Phi_S - \Phi_F| \geq 0 \quad (2.8)$$


Maximale Ladung der Raumladungszone im Fall der starken Inversion  $\Phi_S = -\Phi_F$ :

(+: n-Halbleiter, -: p-Halbleiter)

$$Q_{B_0} = \pm \sqrt{2qN_A \varepsilon_{Si} | -2\Phi_F |} \quad \text{da } \Phi_S = -\Phi_F \quad (2.9a)$$

Falls zusätzlich eine Source-Body Spannung  $V_{SB}$  anliegt

$$Q_B = \pm \sqrt{2qN_A \varepsilon_{Si} | -2\Phi_F + V_{SB} |} \quad \begin{array}{l} \text{nmos } V_{SB} > 0 \\ \text{pmos } V_{SB} < 0 \end{array}$$



Threshold Voltage  $V_T$

In Starke Inversion, wenn gilt:  $\Phi_S = -\Phi_F \rightarrow \Phi_S - \Phi_F = -|2\Phi_F|$

$$V_T = V_{FB} - 2\Phi_F - \frac{Q_B}{C_{ox}} \quad (2.10)$$

$$= \underbrace{\left( \Phi_{GC} - 2\Phi_F - \frac{Q_{B_0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} \right)}_{=V_{T_0}} - \left( \frac{Q_B - Q_{B_0}}{C_{ox}} \right) \quad (2.11)$$

$$= V_{T_0} + \gamma \left( \sqrt{V_{SB} + |2\Phi_F|} - \sqrt{|2\Phi_F|} \right)$$

$V_{T_0}$ : Zero-Bias Threshold Voltage (besteht nur aus technologischen Größen)

$\gamma$ : body-effect coefficient or body factor:


$$\gamma = \frac{1}{C_{ox}} \sqrt{2q\varepsilon_{Si}N_A} \quad (2.12)$$

Herleitung für  $\gamma$ :

$$\begin{aligned}
 -\frac{Q_B - Q_{B0}}{C_{ox}} &= \frac{\sqrt{2qN_A\epsilon_S i}}{C_{ox}} \left( \sqrt{|-2\Phi_F| + V_{SB}} - \sqrt{|\Phi_S - \Phi_F|} \right) \\
 &= \underbrace{\frac{\sqrt{2qN_A\epsilon_S i}}{C_{ox}}}_{\rightarrow \gamma} \left( \sqrt{V_{SB} + |2\Phi_F|} - \sqrt{|2\Phi_F|} \right) \quad \begin{array}{l} \text{nmos } V_{SB} > 0 \\ \text{pmos } V_{SB} < 0 \end{array}
 \end{aligned}$$


Zusammenfassung:

**NMOS** (p-type substrate)



$$\begin{aligned}
 V_{SB} &> 0 \\
 \Phi_{F_p} &< 0 \\
 \Phi_S(V_T) &= -\Phi_{F_p} \\
 V_T &> 0
 \end{aligned}$$


**PMOS** (n-type substrate)



$$\begin{aligned}
 V_{SB} &< 0 \\
 \Phi_{F_n} &> 0 \\
 \Phi_S(V_T) &= -\Phi_{F_n} \\
 V_T &< 0
 \end{aligned}$$

$V_{SB}$  falsch gepolt, hebt auch die Vorspannung der pn-Übergänge in Sperrrichtung auf.  
 $\Rightarrow$  keine Inversion (kein Transistor mehr)

### 3.3 First-Order Current-Voltage Characteristics



In basic terms, current is simply charge in motion.

- $0 \leq V(y) \leq V_{DS}$
- gate-to-channel-voltage:  $V_{GS} - V(y)$
- induced charge per unit area:

$$Q_n(y) = C_{ox} \cdot (V_{GS} - V(y) - V_T) \quad (2.13)$$

$$I_{DS} = Q_n \cdot v \cdot W \quad (2.14)$$

$$v = \mu E \text{ (carrier velocity)} \quad (2.15)$$

$$\mu \text{ (carrier mobility)} \left[ \frac{cm/s}{V/cm} \right]$$

$$E = \frac{dV(y)}{dy}$$

$$\begin{aligned} I_{DS} &= C_{ox}(V_{GS} - V(y) - V_T) \cdot \mu_n E \cdot W \\ \Leftrightarrow I_{DS} dy &= W \mu_n C_{ox} (V_{GS} - V(y) - V_T) dV \\ \text{mit } k' &= \frac{\mu_n \epsilon_{ox}}{t_{ox}} = \mu_n C_{ox} \text{ (process transconductance parameter)} \end{aligned} \quad (2.16)$$

$$\Leftrightarrow I_{DS} \int_0^L dy = W k' \int_0^{V_{DS}} (V_{GS} - V - V_T) dV \quad (2.17a)$$

$$\Leftrightarrow I_{DS} = k' \frac{W}{L} \left( (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$\text{mit } k = k' \frac{W}{L} \text{ (device transconductance parameter)}$$

Linear Region of Operation (only valid up to the pinch-off point):

$$\boxed{I_{DS} = \frac{k}{2} (2(V_{GS} - V_T) V_{DS} - V_{DS}^2)} \quad (2.17b)$$


Pinch-off Point (Saturation Voltage):

$$\boxed{V_{DSat} = V_{GS} - V_T} \quad (2.18)$$

$V_{DSat}$  in (2.17b):

Saturation Region of Operation:

$$\boxed{I_{DS} = \frac{k}{2} (V_{GS} - V_T)^2} \quad (2.19)$$



Empirical Approximation:

$$I_{DS} = \frac{k}{2}(V_{GS} - V_T)^2(1 + \lambda V_{DS}) \quad (2.20)$$

$V_{DS} > V_{GS}$	wahrscheinlich Sättigung
$V_{DS} < V_{GS}$	wahrscheinlich linearer Bereich
$V_{DS} = V_{GS}$	sicher Sättigung



$$I_{DS} = \frac{K}{2}(2(V_{SG} - |V_{Tp}|)V_{SD} - V_{SD}^2)$$

$$I_{DS} = \frac{K}{2}(V_{SG} - |V_{Tp}|)^2$$

- values of  $V_T$  can be adjusted with body-bias  $V_{BS}$
- $L$  is usually selected as the minimum value possible
- only practical degree of freedom is the selection of  $W$

### 3.4 Derivation of Velocity-Saturated Current Equations

- Bisherige Formeln okay bei long-channel devices ( $> 1\mu\text{m}$ )
- $I_{DS} \sim V_{GS}$  (is more linear)
- Aber relativ ungenau bei DSM Devices ( $< 0.18\mu\text{m}$ )
- $V_{Dsat}$  is smaller (0.6V in  $0.18\mu\text{m}$ )



### 3.4.1 Effect of High Fields

#### Horizontal Field (between Drain and Source)

$$E_y = \frac{V_{DS}}{L} \left( \approx 10^5 \frac{V}{cm} \right)$$

weil jetzt:  $\mu E \neq v$

#### Vertical Field (between Gate and Channel)

$$E_x = \frac{V_{DD}}{t_{ox}} \left( \approx 5 \cdot 10^6 \frac{V}{cm} \right)$$

$$\mu_e = \frac{\mu_0}{1 + \left( \frac{V_{GS} - V_T}{\Theta \cdot t_{ox}} \right)^\eta} \quad (2.21)$$

$$\Theta = 3.6 \cdot 10^6 \frac{V}{cm}$$

$$\eta = 1.85 \text{ für } 0.13 \mu m$$

$$t_{ox} = 22 \text{ \AA}$$

Nominal Mobility in the presence of low fields:

$$\mu_0 = 540 \frac{cm^2}{Vs} \text{ for electrons}$$

$$V_{GS} - V_T = 1.2V - 0.4V = 0.8V$$

$$\mu_e = 270 \frac{cm^2}{Vs} \quad \mu_p = 70 \frac{cm^2}{Vs}$$

$$v_{sat} = 10^7 \frac{cm}{s} \quad (300K) \sim 8 \cdot 10^6 \frac{cm}{s} \quad (400K)$$

#### Critical Field Values (Sättigung)

$$E_{cn} = 6 \cdot 10^4 \frac{V}{cm} \quad (2.22)$$

$$E_{cp} = 24 \cdot 10^4 \frac{V}{cm}$$

$$v = \begin{cases} \mu_e \cdot \frac{E_y}{1 + \frac{E_y}{E_c}} & E_y < E_c \\ v_{sat} & E_y \geq E_c \end{cases} \quad (2.23a / 2.23b)$$

Durch Umformung des Falls  $E_y = E_c$  erhält man:

$$E_c = \frac{2v_{sat}}{\mu_e}$$

Einsetzen in obige Gleichung ergibt:

$$v = \frac{\mu_e E_c}{2} \quad (2.24)$$

→ Result of our modeling approach!

## Current Equations for Velocity-Saturated Devices

aus (2.13), (2.14) und (2.23a) folgt:

$$I_{DS} = \frac{W}{1 + \frac{E_y}{E_c}} \cdot C_{ox} (V_{GS} - V_T - V(y)) \mu_e E_y$$

Linear Region:

$$I_{DS} = \frac{W}{L} \frac{\mu_e C_{ox}}{\left(1 + \frac{V_{DS}}{E_c L}\right)} \left(V_{GS} - V_T - \frac{V_{DS}}{2}\right) \cdot V_{DS} \quad (2.25)$$

Saturation Region (d.h.  $v = v_{sat}$ ):

$$I_{DS} = W C_{ox} (V_{GS} - V_T - V_{DS}) v_{sat} \text{ mit } v_{sat} = \frac{E_c \mu_e}{2} \quad (2.27)$$

Durch Gleichsetzen von (2.25) und (2.27) erhält man:

$$V_{DSat} = \frac{(V_{GS} - V_T) \cdot E_c L}{(V_{GS} - V_T) + E_c L} \quad (2.28)$$

- $V_{DSat}$  is always lower than the first-order model (which was  $V_{DSat} = V_{GS} - V_T$ )
- devices saturate faster and deliver less current

$$I_{DS} = W v_{sat} C_{ox} \frac{(V_{GS} - V_T)^2}{(V_{GS} - V_T) + E_c L} \quad \text{Saturation region} \quad (2.29)$$

### long-channel

$$E_c L \gg V_{GS} - V_T$$

$$I_{DS} = \frac{W}{2L} \mu_e C_{ox} (V_{GS} - V_T)^2$$

(short-channel ab 0.18/0.13)

### short-channel

$$E_c L \ll V_{GS} - V_T$$

$$I_{DS} = W v_{sat} C_{ox} (V_{GS} - V_T)$$

## Alpha-Power Law

$$I_{DS} = K_S \frac{W}{L} (V_{GS} - V_T)^\alpha \quad (2.30a)$$

$$I_{DS} = K_L \frac{W}{L} (V_{GS} - V_T) V_{DS} \quad (2.30b)$$

$$V_{DSat} = \frac{K_S}{K_L} (V_{GS} - V_T)^{\alpha-1} \quad (2.31)$$

## Summary for DSM Devices

First: Decide whether a device is in the linear or saturation region:

$$V_{DS} \geq \frac{(V_{GS} - V_T) \cdot E_c L}{(V_{GS} - V_T) + E_c L} \Rightarrow \text{Saturation}$$

$$V_{DS} < \frac{(V_{GS} - V_T) \cdot E_c L}{(V_{GS} - V_T) + E_c L} \Rightarrow \text{Linear}$$

If we're in saturation region:

$$I_{DS} = W v_{sat} C_{ox} \frac{(V_{GS} - V_T)^2}{(V_{GS} - V_T) + E_c L}$$


If we're in linear region:

$$I_{DS} = \frac{W}{L} \frac{\mu_e C_{ox}}{\left(1 + \frac{V_{DS}}{E_c \cdot L}\right)} \left(V_{GS} - V_T - \frac{V_{DS}}{2}\right) \cdot V_{DS}$$

## 3.5 Capacitances of the MOS transistor


- switching speed limited by the charge / discharge time of internal nodes
- fF /  $\mu\text{m}$ : lowercase subscript ( $\rightarrow$  Technologiegrößen / spez. Größen)
- total capacitance: uppercase subscript

### Nonlinear (voltage dependant) cap



- Thin-Oxide Caps:  $C_g (C_{gs}, C_{gd}, C_{gb})$
- Junction Caps:  $C_{sb}, C_{db}$
- Depletion Layer Cap:  $C_{jc}$  (associated with  $C_{gb}$ )
- Overlap Cap:  $C_{ol}$  (linear)

**Thin-Oxide Cap** most important



$$C_G = WLC_{ox} = WL \frac{\varepsilon_{ox}}{t_{ox}} = WC_g \quad (2.34)$$

$$C_g = L \frac{\varepsilon_{ox}}{t_{ox}} = 1.6 \frac{fF}{\mu m}$$

$C_g$  ist praktisch eine Konstante, da  $L$  und  $t_{ox}$  üblicherweise zusammen skaliert werden

### pn Junction Cap

- $C_{sb}, C_{sd}$
- $C_{jc}$

Leakage Current:

$$I_D = I_S \left( e^{\frac{V_j}{V_{th}}} - 1 \right) \quad (2.35)$$

$$I_D(V_j < 0) = -I_S \quad (2.36)$$

In normal operation, all pn junctions are reverse-biased.

Built-in junction potential:

Trägerdichte nach Boltzmann-Verteilung

$$N_D = n = n_i \exp\left(\frac{q\Phi_{Fn}}{kT}\right)$$

$$\Phi_{Fn} = \frac{kT}{q} \ln\left(\frac{n}{n_i}\right) \quad (> 0)$$

$$N_A = p = n_i \exp\left(\frac{-q\Phi_{Fp}}{kT}\right)$$

$$\Phi_{Fp} = \frac{kT}{q} \ln\left(\frac{n_i}{p}\right) \quad (< 0)$$


$$\Phi_B = \frac{kT}{q} \ln\left(\frac{N_D N_A}{n_i^2}\right) = \Phi_{Fn} - \Phi_{Fp} \quad (2.37)$$



Breite der Raumladungszone (depletion zone)

$$X_d = \sqrt{\frac{2\varepsilon_{Si}}{q} \Phi_B \left( \frac{1}{N_A} + \frac{1}{N_D} \right)}$$

Gespeicherte Ladung



Zero-Bias Junction Cap:


$$C_{j0} = \frac{\varepsilon_{Si}}{X_d} = \sqrt{\frac{\varepsilon_{Si} q}{2\Phi_B} \frac{N_A N_D}{N_A + N_D}} \quad (2.39)$$

bei einem abrupten pn Übergang:

$$\approx \sqrt{\frac{\varepsilon_{Si} q N_A}{2\Phi_B}} \quad (2.40)$$

$$C_J = \frac{C_{j0} A}{\left(1 - \frac{V_J}{\Phi_B}\right)^m} \quad (2.38)$$

$V_J$  hängt ab von  $V_{BS}$ ,  $V_{BD}$



$$A_b = WY$$

$$A_{sw} = Wx_j$$

$$C_J = \frac{C_{jb} A_b}{\left(1 - \frac{V_J}{\Phi_{Bb}}\right)^{mj}} + \frac{C_{jsw} A_{sw}}{\left(1 - \frac{V_J}{\Phi_{Bsw}}\right)^{mjsw}} \quad (2.41)$$

bei einem abrupten pn Übergang:

$$\approx \frac{C_{jb} (A_b + A_{sw})}{\left(1 - \frac{V_J}{\Phi_B}\right)^{mj}} \quad (2.42)$$

$$V_J \in [-V_{DD}, 0], \text{ Nenner} \in [1, 2]$$

In digital circuitry, the voltage switches from high-to-low and vice-versa.  
 $\Rightarrow$  Equivalent, voltage-independent capacitance  $C_{eq}$ :

$$C_{eq} = \frac{Q_j(V_2) - Q_j(V_1)}{V_2 - V_1} = \frac{\Delta Q}{\Delta V}$$

$$\Delta Q = \int_{V_1}^{V_2} C(V) dV = \int_{V_1}^{V_2} C_{jb} \left(1 - \frac{V}{\Phi_B}\right)^{-m} dV$$

$$C_{eq} = -\frac{C_{jb} \Phi_B}{(V_2 - V_1)(1 - m)} \left[ \left(1 - \frac{V_2}{\Phi_B}\right)^{1-m} - \left(1 - \frac{V_1}{\Phi_B}\right)^{1-m} \right]$$

bei einem abrupten pn Übergang gilt  $m = 0.5$  und damit:

$$K_{eq} = \frac{C_{eq}}{C_{jb}} = \frac{-2\Phi_B^{\frac{1}{2}}}{V_2 - V_1} \left( (\Phi_B - V_2)^{\frac{1}{2}} - (\Phi_B - V_1)^{\frac{1}{2}} \right) \quad (2.43)$$

$$C_J = K_{eq}(C_{jb}WY + C_{jb}x_jW)$$

$$= K_{eq}C_{jb}(Y + x_j)W \quad (2.44)$$


$$= C_J W \quad (2.45)$$

Beim Switching gilt:  $K_{eq} \approx 0.75$

**NMOS**  $K_{eq}(V_{SB} = 0) = 1.0$   $K_{eq}(V_J = -V_{DD}) = 0.5$

**PMOS**  $K_{eq}(V_{BS} = 0) = 1.0$   $K_{eq}(V_J = -V_{DD}) = 0.5$

**Overlap Cap:**



$$C_{ol} = C_{ov} + C_f \quad (2.46)$$

$$C_f = \frac{2\varepsilon_{ox}}{\pi} \ln \left( 1 + \frac{t_{poly}}{t_{ox}} \right) \quad (\text{fringe cap, 2.47})$$

$$C_{ov} = C_{ox} \cdot L_D \quad (\text{overlap cap})$$


$L_D$  lateral diffusion

## 4 MOS Inverter Circuits

- static vs. dynamic circuitry
  - all nodes of a static gate will have resistive paths to  $V_{DD}$  or GND


- the value of one or more nodes in a dynamic circuitry is based on stored charge on a capacitor
- periodic clock signal
  - combinational logic
  - sequential logic
  - to load elements, so called transmission gates, or transfer gates
- static inverters
  - VTC, voltage transfer characteristics
  - noise margin
  - inverter configurations
  - delay models

#### 4.1 Voltage Transfer Characteristics



high gain region is required by all useful logic gates to regenerate high and low logic values if there is noise in the system.


low gain regions exhibits large noise immunity.



Practical VTC

- Switching Point  $V_S : V_{out} = V_{in}$
- uncertain region

- attenuating noise in low gain regions (damping noise out of a inverter chain)




Effect of noise at logic gate input on the output

## 4.2 Noise Margin Definitions

- unwanted variations of voltages or current at logic nodes
- if the noise amplitude at the input of any logic circuit is smaller than the noise margin, it is attenuated from input to output (Kurz: Dämpfung des Rauschens, keine Veränderung des Wertes)
- noise does not accumulate from one logic gate stage to the next, as it does in analog systems
- variations due to
  - manufacturing tolerances
  - temperature changes
  - power supply variations
  - electrical loading
- noise metrics
  - SSNM (single source/stage noise margin)
  - MSNM (multiple source/stage noise margin)
- robustness of a gate
  - ability to operate properly in the presence of noise
    - \* how much noise can be applied before the gate fails?
    - \* how much noise actually couples into the gate?<sup>3</sup>

### 4.2.1 Single-Source Noise Margin

- single noise source
- effect on downstream logic gates




a) Noiseless System


- largest noise level  $v_n$  in a single stage that allows subsequent stages to recover their proper value (the regenerative property)

---

<sup>3</sup>Umgebung ?



b) System with single stage noise of magnitude  $v_n$




$$\begin{aligned} \text{SSNM}_H &= V_{oH} - V_S & V_S &\neq V_T \\ \text{SSNM}_L &= V_S - V_{oL} \end{aligned}$$

#### 4.2.2 Multiple-Source Noise Margin (MSNM)


- noise tends to be added to all nodes

$$V_{out} = f(V_{in} + v_n) = f(V_{in}) + v_n \frac{\delta V_{out}}{\delta V_{in}} + \dots$$

- amplified for  $\left| \frac{\delta V_{out}}{\delta V_{in}} \right| > 1$
- attenuated for  $\left| \frac{\delta V_{out}}{\delta V_{in}} \right| < 1$



### 4.3 Resistive Load Inverter Design



Funktionsweise:

NMOS device off: The resistor pulls the output high to  $V_{OH}$ .

NMOS device on: It forms a resistive divider with the pull-up device and produces a low output  $V_{OL}$ .

The design parameters are:  $R_L$ ,  $\frac{W}{L}$  and  $V_{DD}$  (wobei letzteres meistens Technologieparameter und damit schon vorgegeben)

$V_{OH}, V_{OL}, V_{IH}, V_{IL}, V_S(\lambda = 0)$

$$I_{DS} = \frac{V_{DD} - V_{oL}}{R_L} = I_R \quad (4.4)$$

$$V_{oH} = V_{DD} \quad (4.5)$$

$$V_{oL} : I_R = I_{DS}(I_{in}) \quad (4.6a)$$

$$\frac{V_{DD} - V_{oL}}{R_L} = \frac{W_N}{L_N} \frac{\mu C_{ox}}{(1 + \frac{V_{oL}}{E_c L})} (2(V_{oH} - V_T)V_{oL} - V_{oL}^2) \frac{1}{2} \quad (4.6b)$$

$$V_{oL}^2 - 2 \left( \frac{1}{kR_L} + V_{DD} - V_T \right) V_{oL} + \frac{2V_{DD}}{kR_L} = 0 \quad (4.6c)$$

Lösen per Mitternachtsformel :  $ax^2 + bx + c = 0$

$$x_{1,2} = \frac{-b(\pm)\sqrt{b^2 - 4ac}}{2a}$$

$$\sqrt{1-x} = 1 - \frac{x}{2} \text{ für } |x| \leq 1$$

$$x_{1,2} = \frac{-b(\pm)b - \frac{4ac}{2b}}{2a} = -\frac{ac}{ba} = -\frac{c}{b}$$

$$\begin{aligned} x_{1,2} &= -\frac{2V_{DD}}{kR_L} \frac{1}{-2 \left( \frac{1}{kR_L} + V_{DD} - V_T \right)} \\ &= \frac{V_{DD}}{1 + kR_L(V_{DD} - V_T)} = V_{oL} \end{aligned} \quad (4.6d)$$

### Discussion of 4.6d

$V_{oL} \downarrow$  by  $\frac{W}{L} \uparrow$  or  $R_L \uparrow$  (at the expense of area)

$R_L \uparrow \Rightarrow t_r \uparrow, k \uparrow \Rightarrow t_f \downarrow$

$V_{oL} \downarrow$  und  $k \uparrow \Rightarrow$  Power  $\uparrow$       Power =  $I \cdot V = \left(\frac{V_{DD}}{R_L}\right) V_{DD}$

$R_L \uparrow \Rightarrow$  Power  $\downarrow$       ultimately: Noise margin traded off by the choice of  $K$  and  $R_L$

Bestimmung von  $V_{iL}, V_{iH}$  mit  $\frac{\delta V_{out}}{\delta V_{in}} = -1$

$$V_{in} = V_{iL}$$

$$V_{out} \leq V_{DD}$$

$$I_R = I_{DS(sat)}$$

(4.8a)

$$\frac{V_{DD} - V_{out}}{R_L} = \frac{W v_{sat} C_{ox} (V_{in} - V_T)^2}{(V_{in} - V_T) + E_c L} \quad (4.8)$$

$$\text{mit } v_{sat} = \frac{\mu E_c}{2}$$

$$\text{und } k = \frac{W}{L} \mu_n C_{ox}$$

$$\frac{1}{R_L} \left( \frac{\delta V_{out}}{\delta V_{in}} \right) = k(V_{in} - V_T) - \frac{1}{R_L}, \text{ Faktor 2 ?}$$

$$V_{iL} = V_T + \frac{1}{k R_L} = NM_L \quad (4.8b)$$

### Bewertung

$NM_L \uparrow \Leftarrow (K \downarrow \text{ and } R_L \downarrow) \Rightarrow \underbrace{V_{oL} \uparrow}_{\text{not desirable}}$

$V_{iL}$  and  $V_{oL}$  shift in the same direction

$R_L$  and  $\frac{W}{L}$  will most likely be controlled by  $V_{oL}$  ( $V_{oL}$  specified by spec)

$$V_{\text{ouH}} = V_{\text{DD}} = \frac{KR_L}{2}(V_{\text{iL}} - V_{\text{T}})^2$$

$$V_{\text{in}} = V_{\text{iH}} \Rightarrow \text{linear region}$$

$$I_{\text{DS}}(\text{lin}) = I_{\text{R}}$$

$$\frac{W}{L} \frac{\mu_n C_{\text{ox}}}{1 + \frac{V_{\text{out}}}{E_c L}} \left( (V_{\text{in}} - V_{\text{T}})V_{\text{out}} - \frac{V_{\text{out}}^2}{2} \right) = \frac{V_{\text{DD}} - V_{\text{out}}}{R} \quad (4.8c)$$

$$V_{\text{iH}} = V_{\text{T}} + 2V_{\text{out}} - \frac{1}{KR_L}(V_{\text{in}} = V_{\text{iH}}) \quad (4.8d)$$

$$(4.8d) \text{ in } (4.8c) \Rightarrow (4.8e) \wedge (4.8d)$$

$$\frac{KR_L}{2} (3V_{\text{out}}^2 - \frac{2V_{\text{out}}}{KR_L}) = V_{\text{DD}} - V_{\text{out}}$$

$$V_{\text{out}}^2 = \frac{2V_{\text{DD}}}{2KR_L} \text{ (in 4.8d)}$$

$$V_{\text{iH}} = V_{\text{T}} + \sqrt{\frac{8V_{\text{DD}}}{3kR_L}} - \frac{1}{kR_L} \quad (4.8f)$$

$$KR_L \uparrow \Rightarrow V_{\text{iH}} \downarrow \Rightarrow NM_H \uparrow \Rightarrow \underbrace{t_r \uparrow}_{\text{desired}} \text{ (Power } \uparrow \text{)}$$

$$V_{\text{oL}} = 4.8e(V_{\text{in}} = V_{\text{iH}})$$

$$V_{\text{S}} = V_{\text{in}} = V_{\text{out}}$$

$$V_{\text{DS}} = V_{\text{GS}} = I_{\text{R}}$$

$$\frac{Wv_{\text{sat}}C_{\text{ox}}(V_{\text{S}} - V_{\text{T}})^2}{(V_{\text{S}} - V_{\text{T}}) + E_c L} = \frac{V_{\text{DD}} - V_{\text{S}}}{R_L} \quad (4.9)$$

- iterative guess of  $\frac{V_{\text{DD}}}{2}$
- solved directly: Übung


#### 4.4 NMOS Transistors as Load Devices

- Transistor area is less than  $\frac{1}{100}$  area of resistive load
- resistive load produces a low rise time

##### 4.4.1 Saturated Enhancement Load ( $V_{\text{GS}} = V_{\text{DS}}$ )

→ can only operate in saturation or cut-off





### Ratioed Inverter (it's crucial) (vs ratioless)

- relative sizes of the two transistors determine the output voltage
- nur funktionsfähig wenn  $V_{oL} \ll V_T$
- specific ratio between PU and PD devices

$$K_R = \frac{K_{\text{invert}}}{K_{\text{load}}} = \frac{k'(\frac{W}{L})_I}{k'(\frac{W}{L})_L} = \frac{(\frac{W}{L})_I}{(\frac{W}{L})_L} \quad (4.10)$$

- $V_{oL} \approx 5\% \cdot V_{DD}$
- Threshold Voltage

$$V_{TL} = V_{T0} + \gamma \left( \sqrt{V_{SB} + 2|\Phi_F|} - \sqrt{2|\Phi_F|} \right) \quad (4.11)$$

- $V_{SB} = V_{oH} = V_{DD} - V_T$
- 

$$\begin{aligned} V_{oH} &= V_{DD} - V_T(V_{oH}) \\ &= V_{DD} - \left( V_{T0} + \gamma \left( \sqrt{V_{SB} + 2|\Phi_F|} - \sqrt{2|\Phi_F|} \right) \right) \end{aligned} \quad (4.12)$$

- $V_{oL}$ :  $I_{DI}(\text{lin}) = I_{DL}(\text{sat})$
- When PU in saturation and PD in linear region:

$$\frac{W_I}{L_I} \frac{\mu_n C_{ox}}{1 + \frac{V_{out}}{E_{CN} L_I}} \left[ (V_{in} - V_{TL}) V_{out} - \frac{V_{out}^2}{2} \right] = \frac{W_L V_{sat} C_{ox} (V_{DD} - V_{out} - V_{TL})^2}{(V_{DD} - V_{out} - V_{TL}) + E_{CN} L_L}$$

- significant dc-power dissipation when output low


#### 4.4.2 Linear Enhancement Load

- Connect the Gate of the load transistor to a dc voltage  $V_{GG} > V_{DD}$  to increase  $V_{oH}$

$$V_{GG} > V_{DD} + V_{TL}(V_{DD}) \quad (4.13)$$

→ load devices can pull the output up to  $V_{DD}$

- load devices always in linear region since  $V_{DS} < V_{GS} - V_{TL}$  (for long-channel devices)  
 ⇒ linear load (or non-saturated load or triode load)  
 (false for short-channel devices)



a) enhancement-loaded inverter, linear load

b) drain characteristic and load line


c) VTC

- extra voltage source (→  $V_{GG}$ ) with additional interconnects
- $K_R$  is larger than for a saturated enhancement load
- dc power dissipation when output low
- rarely, if ever, used as stand-alone gates


#### 4.4.3 Complementary MOS (CMOS) Inverters

- High noise margins
- Low power dissipation


#### DC Analysis of CMOS Inverter




a) Inverter



b) load line



c) VTC



d) Current (Diode Transfer Curve)

	$V_{in}$	NMOS	PMOS
I	$0 \leq V_{in} \leq V_{TN}$	off	lin
II	$V_{TN} \leq V_{in} \leq V_{out} -  V_{TP} $	sat	lin
III	$V_{out} -  V_{TP}  \leq V_{in} \leq V_{out} + V_{TN}$	sat	sat
IV	$V_{out} + V_{TN} \leq V_{in} \leq V_{DD} -  V_{TP} $	lin	sat
V	$V_{DD} -  V_{TP}  \leq V_{in} \leq V_{DD}$	lin	off

$V_{oH} = V_{DD}$   
 $V_{oL} = 0V$  } large noise margins

A completely symmetrical VTC is obtained if  $V_{TP} = -V_{TN}$  and  $K_p = K_n$ .

The gate is static in that there is always a conducting path from the output to  $V_{DD}$  xor Gnd.


- subthreshold currents
- leakage currents  
 $\Rightarrow$  quiescent power dissipation [nW]

### Bereich III

$$\begin{aligned}
 \sqrt{\chi}(V_S - V_{TN}) &= (V_{DD} - V_S - |V_{TP}|) \\
 \chi &= \sqrt{\frac{\frac{W_N}{E_{CN}L_N}}{\frac{W_P}{E_{CP}L_P}}} \\
 &= \sqrt{\frac{W_N \mu_n}{W_P \mu_p}} \\
 E_C &= \frac{2V_{sat}}{\mu_e} \\
 \chi \uparrow &\Rightarrow V_S \downarrow
 \end{aligned} \tag{4.15}$$

Increasing the size of the NMOS device → Left-Shift of the VTC  
 Increasing the size of the PMOS device → Right-Shift of the VTC  
 ⇒ Skewed Inverter  
 aus (4.17):

$$V_{iL} \left( 1 + \frac{K_N}{K_P} \right) = 2V_{out} - V_{DD} - |V_{TP}| + \frac{K_N}{K_P} V_{TN}$$



An der Stelle  $(V_{iL}, V_{out})$  ist die Steigung  $V'_{out}(V_{in}) = -1$ .

$$\begin{aligned}
 \underbrace{(V_{iL} - V_{TN})}_x &= - \underbrace{\frac{K_N}{K_P}}_\alpha (V_{iL} - V_{TN}) - 2 \underbrace{(V_{DD} - V_{out})}_y \\
 &\quad + \underbrace{(V_{DD} - (V_{TN} + |V_{TP}|))}_z
 \end{aligned} \tag{4.17'}$$

$$\chi^2 = \alpha \tag{4.15}$$

aus (4.16):

$$\begin{aligned}
 \frac{1}{2} \frac{K_N}{K_P} (V_{iL} - V_{TN})^2 &= (V_{DD} - V_{out}) \frac{1}{2} [-(V_{DD} - V_{out}) \\
 &\quad + 2(V_{DD} - (V_{TN} + |V_{TP}|)) - 2(V_{iL} - V_{TN})]
 \end{aligned} \tag{4.16'}$$

damit :

$$2y = z - x(1 + \alpha) \quad (4.17'')$$

$$\alpha x^2 = y(2z - 2x - y) \quad (4.16'')$$

(4.17'') in (4.16'') :

$$\begin{aligned} \alpha x^2 &= \frac{1}{2}(z - x(1 + \alpha))(2z - 2x - \frac{1}{2}z + \frac{x}{2}(1 + \alpha)) \\ &= \frac{1}{4}(z - x(1 + \alpha))(3z - x(3 - \alpha)) \end{aligned}$$

$$4\alpha x^2 = 3z^2 + x^2(3 + 2\alpha - \alpha^2) - xz(3 + 3\alpha + 3 - \alpha)$$

$$3z^2 = x^2(\alpha^2 + 2\alpha - 3) + 2xz(3 + \alpha) \quad (1)$$

$$3z^2 = x^2(\alpha - 1)(\alpha + 3) + 2xz(\alpha + 3) \quad (1')$$

$$K_N = K_P \Rightarrow \alpha = 1$$

$$|V_{TP}| = V_{TN} \Rightarrow z = V_{DD} - 2V_{TN}$$

$\Rightarrow$  symmetrische VTC ( $V_{iL} + V_{iH} = V_{DD}$ )

aus (1') folgt :

$$x = \frac{3}{8}z$$

$$V_{iL} = \frac{2}{8}V_{DD} + V_{TN} - \frac{3}{8}V_{TN} \cdot 2 = \frac{1}{4} \left( \frac{3}{2}V_{DD} + V_{TN} \right)$$

$$V_{iH} = V_{DD} - V_{iL} = \frac{1}{4} \left( \frac{5}{2}V_{DD} - V_{TN} \right)$$

$$K_N = K_P \Rightarrow \alpha = 1$$

$$z = V_{DD} - (V_{TN} + |V_{TP}|)$$

$$V_{iL} + V_{iH} = 2V_S$$

$$V_S = V_{TN} + \frac{V_{DD} - (V_{TN} + |V_{TP}|)}{2}$$

$$V_{iL} + V_{iH} = 2V_{TN} + V_{DD} - V_{TN} - |V_{TP}| = V_{DD} + V_{TN} - |V_{TP}|$$

$$\Rightarrow \text{skewed VTC } (V_{iL} + V_{iH} = V_{DD} + V_{TN} - |V_{TP}|)$$

aus (1') folgt :

$$x = \frac{3}{8}z$$

$$V_{iL} = V_{TN} + \frac{3}{8}V_{DD} - \frac{3}{8}V_{TN} - \frac{3}{8}|V_{TP}| = \frac{1}{8}(3V_{DD} + 5V_{TN} - 3|V_{TP}|)$$

$$V_{iH} = V_{DD} + V_{TN} + |V_{TP}| - V_{iL} = \frac{1}{8}(5V_{DD} + 3V_{TN} - 5|V_{TP}|)$$

aus (1') :

$$x^2(a+3)(a-1) + 2x(3+a)z = 3z^2$$

$$x^2 + 2x \frac{z}{(a-1)} + \left(\frac{z}{a-1}\right)^2 = \frac{3z^2}{(a-1)(a+3)} + \left(\frac{z}{a-1}\right)^2$$

$$\left(x + \frac{z}{a-1}\right)^2 = \frac{3z^2(a-1) + z^2(a+3)}{(a-1)^2(a+3)}$$

$$= \left(\frac{2z}{a-1}\right)^2 \frac{a}{a+3}$$

$$x = -\frac{z}{a-1} \pm \frac{2z}{a-1} \sqrt{\frac{a}{a+3}}$$


$$= \frac{z}{a-1} \left(2\sqrt{\frac{a}{a+3}} - 1\right)$$

für  $a = 1$  nach l'Hopital  $x = \frac{3}{8}z$  q.e.d.

#### Bereich IV

$$V_{\text{out}} \left( (V_{iH} - V_{TN}) - \frac{V_{\text{out}}}{2} \right) = \frac{K_N}{K_P} \frac{1}{2} (V_{DD} - |V_{TP}| - V_{iH})^2 \quad (4.18)$$

$$V_{iH} \left( 1 + \frac{K_P}{K_N} \right) = 2V_{\text{out}} + V_{TN} + \frac{K_P}{K_N} (V_{DD} - |V_{TP}|) \quad (4.19)$$



$$-(V_{DD} - |V_{TP}| - V_{iH}) = 2 \underbrace{V_{out}}_y - \underbrace{(V_{DD} - (V_{TN} + |V_{TP}|))}_z + \underbrace{\frac{K_P}{K_N}}_\alpha \underbrace{(V_{DD} - |V_{TP}| - V_{iH})}_x$$

$$z = 2y + x(1 + \alpha) \quad (4.19'')$$


$$ax^2 = y(-2x + 2z - y) \quad (4.18'')$$

strukturgleich mit (4.16'') und (4.17'')

$$\begin{aligned} \text{l'Hopital } \frac{2\sqrt{\frac{a}{a+3}} - 1}{a-1} &= \frac{0}{0} \\ &\stackrel{a \rightarrow 1}{\Rightarrow} 2 \frac{1}{2} \frac{1}{\sqrt{\frac{a}{a+3}}} \frac{a+3-a}{(a+3)^2} \\ &= 3(a+3)^{-\frac{3}{2}} a^{-\frac{1}{2}} = \frac{3}{8} \end{aligned}$$

## 4.5 Layout design of CMOS Inverter


- Layers: Metall1, Poly, Contact, n+, p+, n-well, p-well




- well plugs
- metal-to-poly (not shown here)
- 4 contacts
- L, W, Area Source, Area Drain, Perimeter Source, Perimeter Drain

## 4.6 Pseudo-NMOS Inverters

- sometimes high fanin gate needed
- saturated enhancement NMOS load inverter suffers from low  $V_{oH}$
- linear enhancement NMOS load inverter needs two voltage supplies
- But both have one advantage: only one load required, regardless of the number of inputs  
(contrary to twice as many transistors in push-pull arrangement is standard CMOS)



a) CMOS



b) Pseudo NMOS Inverter

b) will fight the NMOS transistor when it is on



⇒ ratioed inverter ( $V_{oL}$ )  
 power dissipation during output low  
 smaller area for multi-input gates

$$V_{oH} = V_{DD} \quad (4.20)$$

$$V_{oL} : I_{DP}(\text{sat}) = I_{DN}(\text{lin})$$

$$\frac{W_P v_{sat} C_{ox} (V_{DD} - |V_{TP}|)^2}{V_{DD} - |V_{TP}| + E_{cp} L_P} = \frac{W_N}{L_N} \frac{\mu_N C_{ox}}{\left(1 + \frac{V_{oL}}{E_{CN} L_N}\right)} \left( (V_{DD} - V_{TN}) V_{oL} - \frac{V_{oL}^2}{2} \right) \quad (4.21)$$

Simplification as  $V_{oL}$  is small :

$$V_{oL} = \frac{I_{DP}(\text{sat})}{K_N (V_{DD} - V_{TN})}$$

$$K_N = \frac{W_N}{L_N} \mu_N C_{ox}$$

## 4.7 Sizing Inverters

Problem: Proper selection of W/L values for PU and PD transistor

⇒ Tradeoff between

- timing
- power
- area
- noise margins

For CMOS is the focus on timing, since the inverter

- is ratioless
- and standby power is small

For Pseudo CMOS is the focus on

- noise margin ( $V_{oL}$ )
- and timing




Abb: Simple timing model for inverter sizing

- step input applied
- output propagation time measured at the 50%-point
- inverter modeled with
  - effective on-resistance,  $R_{\text{eff}}$
  - driving a load capacitance,  $C_L$

Falling Case:

$$R_{\text{eff}} = R_N$$

$$V_{\text{out}}(t) = V_{\text{DD}} e^{-\frac{t}{R_N C_L}} \quad (4.22a)$$

Rising Case:

$$R_{\text{eff}} = R_P$$

$$V_{\text{out}}(t) = V_{\text{DD}} \left( 1 - e^{-\frac{t}{R_P C_L}} \right) \quad (4.22b)$$

In both cases the 50%-point occurs at

$$\tau = 0.69 R_{\text{eff}} C_L \quad (4.22c)$$

For unit-sized devices:

$$\text{SPICE: } R_{\text{eqn}} = 12.5 \frac{k\Omega}{\square} \quad (4.23a)$$

$$R_{\text{eqp}} = 30 \frac{k\Omega}{\square} \quad (4.23b)$$

Valid for  $0.35\mu\text{m}$ ,  $0.18\mu\text{m}$  and  $0.13\mu\text{m}$ :  $\square = \frac{W}{L}$


$$R_N = R_{\text{eqn}} \cdot \frac{L_N}{W_N} \quad (4.24a)$$

$$R_P = R_{\text{eqp}} \cdot \frac{L_P}{W_P} \quad (4.24b)$$

$$\left(\frac{W}{L} = 1\right) \Leftrightarrow (R_N = 12.5k\Omega) \wedge (R_P = 30k\Omega)$$


$$\left(\frac{W}{L} = \frac{1}{2}\right) \Leftrightarrow (R_N = 6.25k\Omega) \wedge (R_P = 15k\Omega)$$

### 4.8 Tristate Inverters



- High impedance state at the output to effectively disconnect from the bus

In	En	Out
0	0	Z
0	1	1
1	0	Z
1	1	0




## 5 Static MOS Gate Circuits

- Content of this chapter:
    - Design of combinational and sequential CMOS static logic gates
      - Transistors are seen as logic switches with series resistance (unit-sized NMOS:  $12.5k\Omega$  unit-sized PMOS:  $30k\Omega$ )
      - Construction of combination logic gates: NAND, NOR, XOR, MUX
- We will examine their:
- \* operation


- \* VTC
- \* transistor sizing
- \* 1st order timing characteristics
- \* power
- Construction of sequential logic gates: FlipFlop, Latch We will examine their:
  - \* constuction using conventional CMOS or Pseudo-NMOS
  - \* operation, limits and timing constraints
  - \* set-up (vorher) and hold (nachher) times for D-type FlipFlops / Latches
- Power & Timing are the main design specifications for digital integrated circuits
  - Usually, one is traded off against the other
    - \* Reducing circuit activity
    - \* Reducing switching power (operation voltage)
    - \* Minimizing glitches<sup>4</sup>
    - \* Equalizing rise & fall times
    - \* Reducing Subthreshold leakage
- Design metrics (to compare reduction of power and delay)
  - power-delay-product
    - ⇒ Comparison of single gate configurations that use the same supply voltage and drive the same load (Vergleich von Gattern)
  - energy-delay-product
    - ⇒ comparison of two different designs that perform the same function (Vergleich von Designs)

## 5.1 CMOS Gate Circuits

- NMOS bulks are connected to Gnd
- PMOS bulks are connected to  $V_{DD}$



a) 2-input NOR gate



b) 2-input NAND gate


---

<sup>4</sup>Änderungen einer Schaltung erfolgen nicht gleichzeitig → ungewollte Zustandsänderungen am Ausgang


- Multiple fanin NOR (stack of series-connected PMOS devices)
- Multiple fanin NAND (stack of series-connected NMOS devices)

## 5.2 Basic CMOS Gate Sizing


- Device size controls the rise and fall propagation delays in static CMOS  
 $2 : 1 = W_P : W_N$  (as the on-resistance of PMOS is about double that of the NMOS)



- The ratio of  $W_n/W_p$  depends primarily on the desired  $V_{oL}$  (for pseudo NMOS inverter)



Layout and equivalent size of 3X device:



Pseudo-NMOS are sized for both  $V_{oL}$  and timing when we choose the  $\frac{W}{L}$  ratios for the individual devices

$$\frac{1}{W_{eq}} = \frac{1}{W_1} + \frac{1}{W_2} + \frac{1}{W_3} \quad (5.1, \text{ series stack, all devices on})$$

$$\Rightarrow W_{eq} = \frac{W_1 W_2 W_3}{W_1 W_2 + W_2 W_3 + W_1 W_3}$$




$$W_{eq} = W_1 + W_2 + W_3 \quad (5.2, \text{ parallel stack, all devices on})$$

Of course, we design the NOR gate assuming that only one pull-down device is on at a time, since this is the worst case.


### 5.2.1 Fanin and Fanout Considerations

- More than 4 inputs: Resistance of the series stack is too high
- AND8  $\hat{=}$  Pseudo-NMOS NOR8 ( $\overline{a \wedge b} = \overline{a \vee b}$ )
- $\overline{a \wedge b} = \overline{a} \vee \overline{b}$  (NAND8  $\hat{=}$  Pseudo-NMOS NOR8)

For example:




a) AND8




- dissipates more power and exhibits a larger  $t_{PLH}$  than static impl
- smaller and  $t_{PHL}$  is significantly lower than CMOS impl

b) Pseudo-NMOS NOR8

### 5.2.2 Multilevel logic implementation (AND8)



c) NAND4 - INV - NAND2 - INV



d) NAND2 - NOR2 - NAND2 - INV





Abb: An inverter driving four identical fanouts FO4 (fanout-of-four)

$$\text{fanout ratio} = \frac{\text{total load drivers}}{\text{input cap of driver}} = \frac{4C_G}{C_G}$$


Typically, gates are designed to drive a specific number of fanouts to deliver a specific target delay. Infact, different cells are designed to drive a different number of loads. Ultimately, the choice of the width  $W$  is based on this fanout ratio (Chapter 6).

### 5.2.3 Voltage Transfer Characteristics (VTC) of CMOS gates

Since there are multiple inputs, the actual characteristics depend on how the inputs are switched.







In any case, the single-input switching case is usually taken as the VTC of the multiple input gate.

The NOR has a higher switching threshold than the NAND, and therefore  $SSNM_L$  is higher and  $SSNM_H$  is lower for the NOR gate as compared to the NAND gate.


### 5.3 Complex CMOS Gates

- Designing single stage function through the use of complement and duality
  - AND-OR-INVERT (AOI)  $\rightarrow$  KNF
  - OR-AND-INVERT (OAI)  $\rightarrow$  DNF
  - $\overline{a \wedge b} = \overline{a} \vee \overline{b}$  ( $\overline{PD}$ )
  - $a \wedge b = \overline{\overline{a} \vee \overline{b}}$  (PU)
- $\Rightarrow$  Dual in der Operation, Komplement in der Aussage

$$F = \overline{\overline{(A \vee B) \wedge C}} = \overline{\overline{A \vee B} \vee \overline{C}} = \overline{\overline{A} \wedge \overline{B} \vee \overline{C}} =: PU(A, B, C) \quad (OAI)$$

$$\overline{F} = \overline{\overline{(A \vee B) \wedge C}} = \overline{\overline{PD}}(A, B, C) \quad (AOI)$$

$$F = \overline{PD} \vee PU$$



Complex CMOS gate implementation of  $\overline{(A \vee B) \wedge C}$   
 PU vs  $\overline{PD}$ :

- „dual in operation“
- „component-wise complement“

$$f = a \wedge b:$$

a	b	f	$\bar{f}$	$\overline{PD}$	PD	PU
0	0	0	1	1	0	*
0	1	0	1	1	0	*
1	0	0	1	1	0	*
1	1	1	0	*	*	1

Damit:

$$f = PD \vee PU = \begin{matrix} & \text{a} \\ \text{b} & \begin{matrix} 0 & 0 \\ 0 & * \end{matrix} \end{matrix} \vee \begin{matrix} & \text{a} \\ \text{b} & \begin{matrix} * & * \\ * & 1 \end{matrix} \end{matrix}$$


1. Möglichkeit:

$$\begin{aligned} \overline{PD} &\rightarrow f = \bar{a} \vee \bar{b} \\ \overline{PD} &= \bar{a} \vee \bar{b} \quad \overline{PD}(\bar{a}, \bar{b}) \\ PU &= \bar{a} \wedge \bar{b} \quad PU(\bar{a}, \bar{b}) \end{aligned}$$

2. Möglichkeit:

$$\begin{aligned} PU &\rightarrow \bar{f} = \bar{a} \vee \bar{b} \\ PU &= \bar{a} \wedge \bar{b} \quad PU(\bar{a}, \bar{b}) \\ \overline{PD} &= \bar{a} \vee \bar{b} \quad \overline{PD}(\bar{a}, \bar{b}) \end{aligned}$$

$$f = \overline{\bar{a} \vee \bar{b}} \vee (\bar{a} \wedge \bar{b}) = a \wedge b$$





Generalized complex gate representation

## 5.4 XOR and XNOR Gates



$$f_{\text{XOR}} = \overline{a}b \vee a\overline{b} = PU$$

$$ab \vee \overline{a}\overline{b} = \overline{PD}$$



$$f_{\text{XNOR}} = \overline{a}b \vee a\overline{b} = PU$$

$$\overline{ab} \vee \overline{a}\overline{b} = \overline{PD}$$




KBS: Signaldarstellung (signal-oriented description)


## 5.5 Multiplexer Circuits

The multiplexer produces an output by selecting one of N inputs. (KBS: Signaldarstellung)

$$f = \overline{a}s \wedge \overline{b}\overline{s} = \overline{PD}$$



a) logic symbol





b) CMOS implementation

## 5.6 FlipFlops and Latches (sequential circuits)

- feedback loops (history) (positive, regeneration)  
Outputs are dependent on the inputs and the preceding values of outputs (e.g. counters, registers)
- bistable circuit (two stable operating points)
  - Latches, level-sensitive or transparent (e.g. enabled by clock)
  - FF, edge-triggered (discrete point of time)

### 5.6.1 Basic Bistable Circuits

Cross-coupled inverters and corresponding VTC



- stable operating points: A, B
- instable point (metastable point): C (slope > 1)


To change stable state:

- trigger voltage pulse
  - sufficient to raise the voltage past  $V_S$
  - $> 2t_p = t_{PHL} + t_{PLH}$


### 5.6.2 SR Latch (set-reset latch, active high, 2 NORs)

	S	R	$Q_1$	$Q_2$
hold	0	0	$\overline{Q_2}$	$\overline{Q_1}$
reset	0	1	0	1
set	1	0	1	0
	1	1	0	0

a) Truth Table



b) circuit



c) symbol (active high inputs)

- $S \rightarrow Q$ : 2 NOR delays
- $S \rightarrow \overline{Q}$ : 1 NOR delay
- $R \rightarrow Q$ : 1 NOR delay
- $R \rightarrow \overline{Q}$ : 2 NOR delays


d) Transitions

KBS: Pin-oriented description


### 5.6.3 SR Latch (set-reset latch, active low, 2 NANDs)

	S	R	$Q_1$	$Q_2$
	0	0	1	1
set	0	1	1	0
reset	1	0	0	1
hold	1	1	$\overline{Q_2}$	$\overline{Q_1}$

a) Truth Table



b) circuit



c) symbol (active low inputs)



- $S \rightarrow Q$ : 1 NAND delay
- $S \rightarrow \overline{Q}$ : 2 NAND delays
- $R \rightarrow \overline{Q}$ : 2 NAND delays
- $R \rightarrow Q$ : 1 NAND delay

d) Transitions

### 5.6.4 JK-FlipFlop

- active high voltage levels
- clocked (not edge-triggered)

$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$



a) Truth Table


b) circuit

c) symbol

Not to oscillate  $\Rightarrow$  very definite restriction on the clock pulse width:  $< t_p$

### 5.6.5 JK Master-Slave FlipFlop

- cascade of two JK FF with the master driving the slave





$t_p > t_p(\text{Master})$

- Slave is a level-sensitive circuit (ones catching)
- any spike or glitch on the J input line will cause the master latch to be set  
 $\rightarrow$  Keep 1 state of clock short  
 $\rightarrow$  edge-triggered flip-flop

### 5.6.6 JK Edge-Triggered FlipFlop

JK negative edge-triggered flip-flop

$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$



a) Truth Table

b) circuit

c) symbol

For proper functionality, the values on the J and K inputs must be held stable for a finite length of time before the clock edge (set-up time).


... after the clock edge arrives (hold time,  $> 0ns$ ).

The device usually has additional inputs for direct set and reset so that the outputs can be initialized to the desired settings.


### 5.7 D Flip-Flop and Latches

$D$	$Q_{n+1}$
0	0
1	1

a) truth table




b) transparent




c) edge-triggered

- latch is level-sensitive and transparent
- flip-flop is edge-triggered and otherwise opaque


#### D-Latch operation



#### D-Flop operation




Sample-and-hold circuit: The sampling is done when the clock edge hits the flop. There are a number of important timing characteristics associated with flops and latches.



### Flip-Flop timing parameters


- $T_{\text{setup}}$  : The time that the incoming data must be stable before the clock arrives
- $T_{\text{hold}}$  : The length of time that the data remains stable after the clock arrives for proper operation
- uncertainty interval: may work
- clock-to-Q delay:  $T_{\text{clk-q}}$
- overhead:  $T_{\text{setup}} + T_{\text{clk-q}}$

When designing flop, we should try to minimize  $T_{\text{setup}}$ ,  $T_{\text{hold}}$  and  $T_{\text{clk-q}}$



- Latch timing parameters
- D-to-Q delay:  $T_{\text{d-q}}$  (by the latch)






$$Q_2 := \overline{D \wedge CK \vee Q_1} \quad \overline{PD}_2(D, CK, Q_1) = D \wedge CK \vee Q_1$$

$$PU_2(D, CK, Q_1) = (\overline{D} \vee \overline{CK}) \wedge \overline{Q_1}$$

$$Q_1 := \overline{\overline{D} \wedge CK \vee Q_2} \quad \overline{PD}_1(\overline{D}, CK, Q_2) = \overline{D} \wedge CK \vee Q_2$$

$$PU_1(\overline{D}, CK, Q_2) = (\overline{\overline{D}} \vee \overline{CK}) \wedge \overline{Q_2}$$



AOI implementation of D-latch

## 5.8 Power Dissipation in CMOS Gates

- Most important design specification since it affects
  - power grid design
  - chip temperature
  - packaging decisions
  - long-term reliability
- Memory consumes less power than logic circuits
- Timing can control power (tradeoff)

- Power is due to current flowing from the supply to ground  
 → add up all sources of current flow from  $V_{DD}$  to Gnd and multiply it by the potential difference between the two supply rails

$$P = I_d \cdot V_{DD}$$

- Dynamic Power due to
  - capacitance switching
  - short-circuit power due to „crowbar“ current during switching ( $V_{DD}$  - Gnd)
  - glitches in the output waveforms
- Static Power due to
  - leakage currents (subthreshold, junction reverse-bias current)
  - dc standby current (e.g. Pseudo-NMOS)

### 5.8.1 Dynamic (Switching) Power

Charging and Discharging of capacitances:  $\Rightarrow$  current flowing from  $V_{DD}$  to Gnd on different parts of the cycle  $\rightarrow$  depending on Frequency  $f$

$$I_{D, \text{avg}} = C \frac{dV}{dt} = \frac{C_L \Delta V_{\text{swing}}}{\Delta t} = C_L V_{DD} f_{\text{avg}} \quad (5.8)$$


$$P_{\text{switching}} = I_{D, \text{avg}} \cdot V_{DD} = C_L \Delta V_{\text{swing}} f_{\text{avg}} V_{DD} = C_L V_{DD}^2 f_{\text{avg}} \quad (5.9)$$

- $\Rightarrow$  Keep  $C_L$  small
- $\Rightarrow$  Reduce the swing ( $V_{DD}$ )
- $\Rightarrow$  Reduce the switching frequency  $f_{\text{avg}}$

The approach used to reduce power will be dependent on the design style used:

- timing constrains
- area constraints
- and other tradeoffs

$f_{\text{avg}}$  :




We need two toggles to have power dissipation activity factor  $\alpha_{0 \rightarrow 1}$

$$P_{\text{switching}} = \alpha_{0 \rightarrow 1} C_L V_{DD}^2 f_{\text{CLK}} \quad \alpha_{0 \rightarrow 1} = \frac{\#\text{toggles}/2}{\#\text{clock cycles}} \quad (5.10)$$

„crowbar“current:  $|V_{GS}| > |V_T|$ ,  $V_{TN} < V_{in} < V_{DD} - |V_{TP}|$

$$\Delta t_{sc} = \Delta t_{scr} + \Delta t_{scf}$$



Short-circuit current flow during switching process

$$\begin{aligned} P_{sc} &= I_{sc} \cdot V_{DD} \\ &= \frac{\Delta t_{sc}}{T} \cdot I_{sc, \text{avg}} \cdot V_{DD} \\ &= \Delta t_{sc} I_{sc, \text{avg}} V_{DD} f_{\text{avg}} \quad (I\Delta t = C\Delta V) \end{aligned} \quad (5.11)$$

$$\begin{aligned} &= C_{sc} V_{DD}^2 f_{\text{CLK}} \quad (C_{sc} = \alpha_{sc} C_L) \\ &= \alpha_{sc} C_L V_{DD}^2 f_{\text{CLK}} \end{aligned} \quad (5.12)$$

$$\begin{aligned} P_{\text{dynamic}} &= P_{\text{switching}} + P_{sc} \\ &= \alpha C_L V_{DD}^2 f_{\text{CLK}} \end{aligned} \quad (5.13)$$

$$\alpha = \underbrace{\alpha_{0 \rightarrow 1}}_{\text{activity factor}} + \underbrace{\alpha_{sc}}_{\text{short circuit current effects}}$$

In effect, there is a tradeoff between dynamic power of the previous gate and short-circuit power on the next gate.

⇒ input and output edge rates sharp and about equal

Glitches tend to propagate through the fanout gates and cause unintended transistions in subsequent stages, increasing the power dissipation even further.

⇒ Signals should be made to arrive at roughly the same time at all gate inputs  
Keep things balances (glitch free) (path vs gate delay)

### 5.8.2 Static (standby) Power

(low-power battery-operated or portable devices)

- Leakage currents are beginning to control design decisions

$$I_{\text{sub}} = I_s e^{\frac{q(V_{\text{GS}} - V_T - V_{\text{offset}})}{nkT}} \cdot \left(1 - e^{-\frac{qV_{\text{DS}}}{kT}}\right)$$

- $V_{\text{GS}} = 0$  : under control of  $V_T$
- $V_{\text{DS}} \downarrow$ : series transistors to the PU and PD path  
 ⇒ Source degeneration
- $T \downarrow$

- reverse-bias junction currents

$$I_{\text{pn}} = I_0 (e^{(q/kT)V_{\text{SB}}} - 1)$$

$$I_0 = A \cdot J_s = -AJ_s$$

A: Area of Junctions

$J_s$ : current density

(bottom of the junction, channel-facing sidewall, pA-nA range)

$$I_{\text{leak}} = I_{\text{sub}} + I_{\text{pn}} \quad (5.14)$$

$$P_{\text{static}} = (I_{\text{sub}} + I_{\text{pn}})V_{\text{DD}} \quad (5.15)$$

$$P_{\text{DC}} = I_{\text{DC}}V_{\text{DD}} \quad (\text{Pseudo-NMOS}) \quad (5.16)$$

### 5.8.3 Complete Power Equation

$$P = \alpha CV_{\text{DD}}^2 f_{\text{CLK}} + I_{\text{leak}}V_{\text{DD}} \quad (5.17, \text{CMOS})$$

$\alpha$  : short-circuit current effects included

$$P = \alpha CV_{\text{DD}}^2 f_{\text{CLK}} + I_{\text{leak}}V_{\text{DD}} + \frac{I_{\text{DC}}V_{\text{DD}}}{2} \quad (5.18, \text{Pseudo-NMOS})$$

Geteilt durch 2: dc current flowing half the time

## 5.9 Power and Delay Tradeoffs

- equalizing the input arrival times will reduce glitches
- equalizing the edge rates will minimize short-circuit currents

Power-delay-product (PDP)

$$\text{PDP} = P_{\text{avg}} \cdot t_p \quad \left(2t_p = \frac{1}{f}\right) \quad (5.19)$$

$$\begin{aligned} &= CV_{\text{DD}}^2 f \cdot \frac{1}{2f} \\ &= \frac{CV_{\text{DD}}^2}{2} \end{aligned} \quad (5.20)$$

(energy to perform a specific operation - per toggle -)

$$\begin{aligned} E_C &= \int_0^\infty i_c(t)v_{\text{out}}(t)dt \\ &= \int_0^\infty C \frac{dv_{\text{out}}}{dt} v_{\text{out}}(t)dt \\ &= \int_0^\infty C v_{\text{out}}(t)dv_{\text{out}} \\ &= \frac{1}{2} CV_{\text{DD}}^2 \end{aligned}$$

Limitations:

$$\begin{aligned} V_{\text{DD}} \downarrow &\Rightarrow t_p \downarrow \\ C \downarrow &\Rightarrow t_p \downarrow \end{aligned}$$

**Energy-Delay-Product**


$$\text{EDP} = \text{PDP} \cdot t_p \quad (5.21)$$

New formulation for  $t_p$ :

$$\begin{aligned} I &= C \frac{dV}{dt} \\ \Delta t &= C \frac{\Delta V}{I} \\ t_p &= \frac{C\Delta V}{I_{\text{sat}}} \approx \frac{CV_{\text{DD}}}{K_2(V_{\text{DD}} - V_{\text{T}})} \end{aligned} \quad (5.22)$$

$K_2$ : constant that depends on device sizes

$$\text{EDP} = \frac{C^2 V_{DD}^3}{2K_2(V_{DD} - V_T)} \quad (5.23)$$



optimum EDP:

$$\begin{aligned} \frac{\Delta \text{EDP}}{\Delta V_{DD}} &= 0 \\ V_{DD}^* &= \frac{3}{2} V_T \end{aligned}$$

Used to set the supply voltage for a given technology, at least!

## 5.10 Summary

For a series stack with three devices, the width of a single equivalent device is

$$W_{eq} = \frac{W_1 W_2 W_3}{W_1 W_2 + W_2 W_3 + W_1 W_3} \quad (\text{series stack})$$

For a parallel set of devices, the equivalent width with all devices turned on is

$$W_{eq} = W_1 + W_2 + W_3 \quad (\text{parallel devices})$$

Average propagation delay

$$t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

Dynamic and static power

$$P_{\text{dynamic}} = \alpha C_L V_{\text{DD}}^2 f_{\text{CLK}}$$
$$P_{\text{static}} = (I_{\text{sub}} + I_{\text{pn}}) V_{\text{DD}}$$

For a standard CMOS gate, the complete power equation is given by

$$P = \alpha C V_{\text{DD}}^2 f_{\text{CLK}} + I_{\text{leak}} V_{\text{DD}}$$

For a pseudo-NMOS gate, the complete power equation is given by

$$P = \alpha C V_{\text{DD}}^2 f_{\text{CLK}} + I_{\text{leak}} V_{\text{DD}} + \frac{I_{\text{DC}} V_{\text{DD}}}{2}$$

Energy-Delay-Product:

$$\text{EDP} = \text{PDP} \cdot t_p = P \cdot t_p \cdot t_p = \frac{C^2 V_{\text{DD}}^3}{2K_2(V_{\text{DD}} - V_{\text{T}})}$$

## 6 High-Speed CMOS Logic Design

- to perform the desired function
- to satisfy the timing requirements

which means:





- proper selection of logic gates
- proper gate sizing

critical path:


- worst case delay
  - driving resistance
  - load capacitance

„back-of-the-envelope“ hand calculations:


- step function (ramp function)
- propagation delay definitions




Negative delay indicates a slow gate in the path  
 50% definition is the most practical and intuitive reference point for propagation delay




### 6.1 Switching Time Analysis



a)



b)  $t_{PHL}$



c)  $t_{PLH}$



$$\begin{aligned}
I &= C_L \frac{dV}{dt} \\
\Delta t &\approx C_L \frac{\Delta v}{I_{DS}} \\
t_{PLH} &= \frac{C_L V_{DD}/2}{I_{LH}} \\
t_{PHL} &= \frac{C_L V_{DD}/2}{I_{HL}}
\end{aligned}$$

Average propagation delay:

$$t_p = \frac{t_{PLH} + t_{PHL}}{2}$$

0.13 $\mu$ m

$$V_{Dsat} = \frac{V_{GS} - V_T)E_C L}{(V_{GS} - V_T) + E_C L} = \frac{(1.2 - 0.4)0.6}{(1.2 - 0.4) + 0.6} = 0.34V \text{ (NMOS)}$$

$V_{DS} \in [1.2; 0.6]V \Rightarrow V_{DS} > V_{Dsat} \Rightarrow$  saturation of NMOS

$$\begin{aligned}
t_{PHL} &= \frac{C_L V_{DD}/2}{I_{Dsat,n}} = 0.7R_N C_L \\
R_N &= \frac{V_{DD}/2}{0.7I_{Dsat,n}}
\end{aligned} \tag{6.4b}$$

$$V_{Dsat} = \frac{(1.2 - 0.4)2.4}{(1.2 - 0.4) + 2.4} = 0.6V \text{ (PMOS)}$$

$V_{SD} \in [1.2; 0.6]V \Rightarrow V_{SD} > V_{Dsat} \Rightarrow$  saturation of PMOS

$$\begin{aligned}
t_{PHL} &= \frac{C_L V_{DD}/2}{I_{Dsat,p}} = 0.7R_P C_L \\
R_P &= \frac{V_{DD}/2}{0.7I_{Dsat,p}}
\end{aligned} \tag{6.5b}$$

$$R_{eqn} = 12.5k\Omega/\square$$


$$R_N = R_{eqn} \left(\frac{L}{W}\right)_n$$

$$R_{eqp} = 30k\Omega/\square$$

$$R_P = R_{eqp} \left(\frac{L}{W}\right)_p$$


works well for timing calculation in digital, should not be used for any other purpose!  
 $\Rightarrow$  In reality, the on-resistance is nonlinear and its value depends on the applied voltages.

### 6.1.1 Gate Sizing Revisited - Velocity Saturation Effects



Stacked devices with velocity saturation (for long channel devices quadratic dependence)

To equalize the delays the stacked devices can be reduced by roughly 20-25%  
 For a pair of long channel devices in the series stack, the discharge current would actually be lower than the single transistor case (current drops off quadratically)




Transistor sizing for NAND and NOR including velocity saturation (Scaled by 0.8)  
 body effect  $\Rightarrow$  reduce the current of the top device  
 additional self capacitances  
 noise margin, rise and fall time  
 satisfactory to use 2W and 4W

## 6.2 Detailed Load Capacitance Calculation

- self-loading capacitance
- interconnect (or wire) capacitance
- fanout capacitance

Lumped capacitance:  $C_{\text{load}} = C_{\text{self}} + C_{\text{wire}} + C_{\text{fanout}}$



Components of the loading capacitance on a gate

### 6.2.1 Fanout Gate Capacitance

$$C_{\text{fanout}} = \sum C_G$$


$$\begin{aligned} C_G &= C_{Gn} + 2C_{OL} + C_{Gp} + 2C_{OL} \\ &= C_{\text{ox}}LW_n + 2C_{\text{ol}}W_n + C_{\text{ox}}LW_p + 2C_{\text{ol}}W_p \\ &= \underbrace{(C_{\text{ox}}L + 2C_{\text{ol}})}_{C_g}(W_n + W_p) \end{aligned}$$

$$C_g = 1.6 \cdot 10^{-6} \frac{F}{\text{cm}^2} \cdot 0.1 \mu\text{m} + 2(0.25 \frac{fF}{\mu\text{m}}) = 2 \frac{fF}{\mu\text{m}}$$

$$C_G = C_g W = 2 \frac{fF}{\mu\text{m}} \cdot (W_n + W_p)$$


$$C_{\text{fanout}} = \sum C_G = n \cdot C_G = n \cdot \sum C_g W \quad \sum \text{ vs. } n$$

$$\sum C_G = 2 \frac{fF}{\mu\text{m}} \cdot (\underbrace{W_{p1} + W_{n1}}_{\text{1st}} + \underbrace{W_{p2} + W_{n2} + \dots}_{\text{2nd}})$$



### 6.2.2 Self-Capacitance Calculation

The self-capacitance is the sum of the capacitances connected to the output,  $V_{out}$




Output Capacitance calculation  
The transistors are in saturation or cutoff.



Miller effect modeling  
The overlap capacitance experiences a voltage swing of  $2V_{DD} \Rightarrow 2C_{OL}$

$$\begin{aligned}
C_{\text{self}} &= C_{\text{DBn}} + C_{\text{DBp}} + 2C_{\text{OL}} + 2C_{\text{OL}} \\
&= C_{\text{jn}}W_n + C_{\text{jp}}W_p + 2C_{\text{ox}}(W_n + W_p) \\
&= C_{\text{eff}}(W_n + W_p) \\
C_{\text{eff}} &= C_j + 2C_{\text{ol}} \approx 0.5 \frac{fF}{\mu m} + 2(0.25) \frac{fF}{\mu m} = 1 \frac{fF}{\mu m}
\end{aligned}$$




Self-capacitances for a NOR gate

$$\begin{aligned}
t_{\text{PHL}} : C_{\text{self}} &= C_{\text{DB1}} + C_{\text{DB2}} + C_{\text{DB3}} + \frac{2}{3}(C_{\text{SB3}} + C_{\text{DB4}}) \\
&= C_{\text{DB12}} + C_{\text{DB3}} + \frac{2}{3}C_{\text{SDB34}}
\end{aligned} \tag{6.11}$$

„Do not double count shared regions!“

The actual delay depends on the order in which inputs switch.



Propagation delay depends on

arrival of A, B and C.

A  $\mapsto$  B  $\mapsto$  C all capacitances ( $C_L + C_x + C_y$ )  
 must be discharged  
 C  $\mapsto$  B  $\mapsto$  A only  $C_L$  must be discharged

In a series stack, the delay increases as the late arriving input is further from the output.

Late arriving signal is C:  $C_L + C_x + C_y$

B:  $C_L + C_x$

A:  $C_L$

There are a number of ways to design around this delay difference.

For example:

$M_C > M_B > M_A$

The correspondingly larger caps act to offset the advantages of progressive sizing!


### 6.2.3 Wire Capacitance

(lumped wire capacitance)

$$C_{\text{wire}} = C_{\text{int}} L_w = 0.2 \frac{fF}{\mu m} \cdot \text{wire length}$$

### 6.3 Improving Delay Calculations with Input Slope

We explore the effect of a finite input slope on the propagation delay




KCL at output




$$I_{out} = -C_L \frac{dV_{out}}{dt} = I_{NMOS} - I_{PMOS}$$

All three currents are a function of  $V_{in}$  and  $V_{out}$  (Großsignalverhalten vs Kleinsignalverhalten, GBS vs KBS)


$\Rightarrow$  contour map



Simplified inverter output current as a function of  $V_{out}$  and  $V_{in}$





a) Step input trajectory



b) Ramp input trajectory

Example: Delay Calculation with Step Input



$$I_{out} = I_{max} = C_L \frac{dV_{out}}{dt} = C_L \frac{V_{DD}/2}{t_{PHL, step}} \Leftrightarrow$$
$$t_{PHL, step} = C_L \frac{V_{DD}/2}{I_{max}}$$



Example: Delay Calculation with Ramp Input

$$I_{\text{out}} = -C_L \frac{dV_{\text{out}}}{dt} \Leftrightarrow$$

$$\int I_{\text{out}} dt = - \int C_L dV_{\text{out}}$$

$$\int_0^{t_r/2} I_{\text{max}} \frac{t}{t_r/2} dt + \int_{t_r/2}^{t_{\text{PHL, ramp}}} I_{\text{max}} dt = C_L \int_0^{V_{\text{DD}}/2} dV_{\text{out}}$$

$$\frac{I_{\text{max}}}{t_r/2} \frac{t^2}{2} \Big|_0^{t_r/2} + I_{\text{max}} t \Big|_{t_r/2}^{t_{\text{PHL, ramp}}} = C_L \frac{V_{\text{DD}}}{2}$$

$$I_{\text{max}} \frac{t_r}{4} + I_{\text{max}}(t_{\text{PHL, ramp}} - t_r/2) = C_L \frac{V_{\text{DD}}}{2} f$$

$$t_{\text{PHL, ramp}} = \frac{t_r}{4} + \frac{C_L V_{\text{DD}}/2}{I_{\text{max}}}$$

$$t_{\text{PHL, ramp}} = \frac{t_r}{4} + t_{\text{PHL, step}} \quad \text{with } t_r \cong 2t_{\text{PLH, step}}$$

$$t_{\text{PHL, ramp}} = \frac{2t_{\text{PLH, step}}}{4} + t_{\text{PHL, step}} \stackrel{!}{=} \frac{2t_{\text{PHL, step}}}{4} + t_{\text{PHL, step}}$$
  

$$t_{\text{ramp}} = \Delta t_{\text{ramp}} + t_{\text{step}} = \frac{t_{\text{in}}}{2} + t_{\text{step}}$$

$$\text{mit } t_{\text{in}} = 0.7RC \frac{1}{2} \approx 0.3RC$$

$$t_{\text{step}} = 0.7RC$$

$$\Rightarrow t_{\text{ramp}} \approx RC$$


$$\text{total\_delay} \approx \sum_i R_i C_i$$

$\Sigma \gg$  Product of on-resistance and load capacitance  $\ll$

### Example 6.7 Optimal PMOS Device Size For Inverter Chain

Inverter sizing can be performed

- a) to equalize rise/fall delays or
- b) to minimize the propagation delay



a)

$$\frac{R_{\text{effp}}}{R_{\text{effn}}} = \frac{30k\Omega}{12.5k\Omega} = 2.4 \Leftrightarrow \frac{W_P}{W_N} = 2.4$$

$$W_P = 2.4 \cdot 4\lambda \approx 10\lambda \quad (0.18\mu\text{m}, \lambda = 100\text{nm})$$

$$C_{\text{eff}} = 1 \frac{fF}{\mu\text{m}}$$

$$C_{\text{self}} = C_{\text{eff}}(W_N + W_P) = 1.4fF$$

$$C_g = 2 \frac{fF}{\mu\text{m}}$$

$$C_{\text{fanout}} = C_g(W_N + W_P) = 2.8fF$$

delay of the chain

$$\tau_{\text{total}} = 4t_{\text{PHL}} = 4R_{\text{eff}}C_{\text{load}} = 4(12.5k\Omega) \frac{2\lambda}{4\lambda} 4.2fF = 105ps$$


b) page 275:  $\tau_{\text{total}} = 97.6ps$

Designers typically use a 2:1 ratio since it is a reasonable compromise between minimum delay and equal rise/fall times.


### 6.4 Gate Sizing for Optimal Path Delay



Sizing inverters to drive a large capacitive load



Optimal path delay problem



Input loading effects of large drivers

The proper specification of the optimal path delay problem involves the minimization of the path delay given **both input and output** loading constraints.

$$\text{path\_delay} = \sum R_i C_i$$

$R_i$ : driver resistance of gate  $i$

$C_i$ : output loading capacitance on the gate  $i$

## 6.5 Inverter Chain Delay Optimization - FO4 Delay

inverter size  $\uparrow \Rightarrow$  delay  $\downarrow \wedge C_G \uparrow$

$$C_{in} = C_G(W_n + W_p) = C_G(W_n + 2W_n) = C_G 3W_n$$


$$R_{eff} = R_{eqn} \left( \frac{L_n}{W_n} \right)$$

**intrinsic property of the gate**

$$C_{inv} = R_{eff} C_{in} = R_{eqn} \frac{L_n}{W_n} C_G 3W_n = 3R_{eqn} C_G L_n$$

We want to know how effective a gate is at driving a load capacitance while minimizing its input capacitance.

The self-capacitance term is not part of the intrinsic time constant.



Delay for inverter driving a load

$$\begin{aligned}
 t_{\text{delay}} &= R_{\text{eff}}(C_{\text{out}} + C_{\text{self}}) \\
 &= R_{\text{eff}}C_{\text{in}} \left( \frac{C_{\text{out}}}{C_{\text{in}}} + \frac{C_{\text{self}}}{C_{\text{in}}} \right) \\
 &= \tau_{\text{inv}} \left( \frac{C_{\text{out}}}{C_{\text{in}}} + \gamma_{\text{inv}} \right)
 \end{aligned}$$

$$\gamma_{\text{inv}} = \frac{C_{\text{self}}}{C_{\text{in}}}$$

$$\text{fanout ratio (electrical effort): } f = \frac{C_{\text{out}}}{C_{\text{in}}}$$

0.13 $\mu\text{m}$ :

$$\tau_{\text{inv}} = 3R_{\text{eqn}}C_gL_n = 3 \cdot 12.5k\Omega \cdot \frac{fF}{\mu\text{m}} \cdot 0.1\mu\text{m} = 7.5ps$$

$$\gamma_{\text{inv}} = \frac{C_{\text{self}}}{C_{\text{in}}} = \frac{C_{\text{eff}}3W}{C_g3W} = \frac{1fF/\mu\text{m}}{2fF/\mu\text{m}} = 0.5$$

0.18 $\mu\text{m}$ :

$$\tau_{\text{inv}} = 15ps$$


$$\gamma_{\text{inv}} = 0.5$$

$$\begin{aligned}
 \text{total\_delay} &= \sum_{j=1}^N \tau_{\text{inv}} \left( \frac{C_{j+1}}{C_j} + \gamma_{\text{inv}} \right) \\
 &= \sum_j \tau_{\text{inv}} \left( \frac{W_{j+1}}{W_j} + \gamma_{\text{inv}} \right)
 \end{aligned}$$

$$D_j = \tau_{\text{inv}} \left( \frac{W_j}{W_{j-1}} + \gamma_{\text{inv}} \right) + \tau_{\text{inv}} \left( \frac{W_{j+1}}{W_j} + \gamma_{\text{inv}} \right)$$

$$\frac{\delta D_j}{\delta W_j} = \tau_{\text{inv}} \frac{1}{W_{j1}} - \tau_{\text{inv}} \frac{W_{j+1}}{W_j^2} = 0$$

$$W_j = \sqrt{W_{j+1} \cdot W_{j-1}}$$



Series chain of inverters


$$f^N C_{in} = C_{load} \Rightarrow N = \frac{\ln(C_{load}/C_{in})}{\ln(f)} \quad (6.21)$$

$$\begin{aligned} \text{gate\_delay} &= \tau_{inv} \left( \frac{C_j}{C_{j1}} + \gamma_{inv} \right) \\ \text{total\_delay} &= N \cdot \tau_{inv} \left( \frac{C_j}{C_{j-1}} + \gamma_{inv} \right) \end{aligned} \quad (6.22)$$

$$= \frac{\ln(C_{load}/C_{in})}{\ln(f)} \cdot \tau_{inv}(f + \gamma_{inv}) \quad (6.23)$$

Optimal value of  $f$  lies in the range of 2.5 to 4 (e). Typically, we use  $f = 4$ , the fanout of 4 delay, or FO4 delay.

### Optimizing Paths with NANDs and NORs




$$\text{total\_delay} = \sum_j \tau_{nand} \left( \underbrace{\frac{C_{j+1}}{C_j}}_{f \approx 4} + \gamma_{nand} \right)$$

$$\text{total\_delay} = \sum_j \tau_{nor} \left( \underbrace{\frac{C_{j+1}}{C_j}}_{f \approx 4} + \gamma_{nor} \right)$$

$$\tau_{nand} = R_{eff} C_{in} = R_{eqn} \frac{L_n}{W_n} 4W_n C_g = 4R_{eqn} C_g L_n$$

$$\tau_{nor} = R_{eff} C_{in} = R_{eqn} \frac{L_n}{W_n} 5W_n C_g = 5R_{eqn} C_g L_n$$



$$\text{total\_delay} = \tau_{nand} \left( \frac{C_{j+1}}{C_j} + \gamma_{nand} \right) + \tau_{inv} \left( \frac{C_{j+2}}{C_{j+1}} + \gamma_{inv} \right) + \tau_{nor} \left( \frac{C_{j+3}}{C_{j+2}} + \gamma_{nor} \right)$$

$$D_{j+1} = \tau_{\text{nand}} \left( \frac{C_{j+1}}{C_j} + \gamma_{\text{nand}} \right) + \tau_{\text{inv}} \left( \frac{C_{j+2}}{C_{j+1}} + \gamma_{\text{inv}} \right)$$


$$\frac{\delta D_{j+1}}{\delta C_{j+1}} = \tau_{\text{nand}} \frac{1}{C_j} - \tau_{\text{inv}} \frac{C_{j+2}}{C_{j+1}^2} = 0$$

$$\tau_{\text{nand}} \text{FO}_j = \tau_{\text{inv}} \text{FO}_{j+1}$$

$$\tau_{\text{nand}} \text{FO}_{j+1} = \tau_{\text{inv}} \text{FO}_{j+2}$$

To optimize the delay, we must set the fanout portion of the delay to be equal for all gates.

### Computing Optimal Gate Size along a Critical Path



$$\tau_{\text{nand}} \frac{C_{j+1}}{C_{\text{in}}} = \tau_{\text{inv}} \frac{C_{j+2}}{C_{j+1}} = \tau_{\text{nor}} \frac{C_{\text{load}}}{C_{j+2}}$$

$$\begin{aligned} \text{fanout\_delay} &= \sqrt[3]{\tau_{\text{nand}} \tau_{\text{inv}} \tau_{\text{nor}} \frac{C_{\text{load}}}{C_{\text{in}}}} \\ &= \sqrt[3]{4 \cdot 3 \cdot 5 \cdot \frac{200}{2}} \cdot R_{\text{eqn}} C_g L_n \\ &= 18.2 R_{\text{eqn}} C_g L_n \end{aligned}$$

$$\tau_{\text{nor}} \frac{C_{\text{load}}}{C_{j+2}} = 5 R_{\text{eqn}} C_g L_n \frac{200 fF}{C_{j+2}} = 18.2 R_{\text{eqn}} C_g L_n$$

$$C_{j+2} = 55 fF$$

$$\tau_{\text{inv}} \frac{C_{j+2}}{C_{j+1}} = 3 R_{\text{eqn}} C_g L_n \frac{55 fF}{C_{j+1}} = 18.2 R_{\text{eqn}} C_g L_n$$

$$C_{j+1} = 9.1 fF$$

$$\tau_{\text{nand}} \frac{C_{j+1}}{C_{\text{in}}} = 4 R_{\text{eqn}} C_g L_n \frac{9.1 fF}{C_{\text{in}}} = 18.2 R_{\text{eqn}} C_g L_n$$

$$C_{\text{in}} = 2 fF$$

$$\text{NAND: } C_{\text{in}} = 2 fF \Rightarrow W_p = W_n = 0.5 \mu m$$

$$\text{INV: } C_{\text{in}} = 9.1 fF \Rightarrow W_p = 3 \mu m = 2W_n = 2 \cdot 1.5 \mu m$$

$$\text{NOR: } C_{\text{in}} = 55 fF \Rightarrow W_p = 22 \mu m = 4W_n = 4 \cdot 5.5 \mu m$$

## Optimizing Paths with Logical Effort

$$\text{logical effort (LE)} = \frac{\text{intrinsic time constant of a gate}}{\tau_{\text{inv}}}$$

$$\text{LE}_{\text{inv}} = 1$$

$$\text{LE}_{\text{nand}} = \frac{\tau_{\text{nand}}}{\tau_{\text{inv}}}$$

$$\text{LE}_{\text{nor}} = \frac{\tau_{\text{nor}}}{\tau_{\text{inv}}}$$

$$\frac{\text{total\_delay}}{\tau_{\text{inv}}} = \frac{\tau_{\text{nand}}}{\tau_{\text{inv}}} \left( \frac{C_{j+1}}{C_j} + \gamma_{\text{nand}} \right) + \frac{\tau_{\text{inv}}}{\tau_{\text{inv}}} \left( \frac{C_{j+2}}{C_{j+1}} + \gamma_{\text{inv}} \right) + \frac{\tau_{\text{nor}}}{\tau_{\text{inv}}} \left( \frac{C_{j+3}}{C_{j+2}} + \gamma_{\text{nor}} \right)$$

⇔

$$\begin{aligned} D &= (\text{LE}_{\text{nand}} \text{FO}_1 + P_{\text{nand}}) + (\text{LE}_{\text{inv}} \text{FO}_2 + P_{\text{inv}}) + (\text{LE}_{\text{nor}} \text{FO}_3 + P_{\text{nor}}) \\ &= \sum (\text{LE} \cdot \text{FO} + P) \end{aligned}$$

Wobei:

$$\text{LE} = \frac{\tau_{\text{gate}}}{\tau_{\text{inv}}} \quad (\text{logical effort})$$

$$\text{FO} = \frac{C_{j+1}}{C_j} \quad (\text{fanout, electrical effort})$$

$$P = \text{LE} \cdot \gamma_{\text{gate}} \quad (\text{parasitic})$$

For the minimum delay, we need to equalize  $\text{LE} \cdot \text{FO}$  for all gates!

1. How do we obtain the logical effort (LE) of any type of logic gate?

$$\tau_{\text{inv}} = 3R_{\text{eqn}}C_gL_n$$

$$\tau_{\text{nand}} = 4R_{\text{eqn}}C_gL_n$$

$$\tau_{\text{nor}} = 5R_{\text{eqn}}C_gL_n$$

$$\text{LE}_{\text{inv}} = 1$$

$$\text{LE}_{\text{nand}} = \frac{4}{3}$$


$$\text{LE}_{\text{nor}} = \frac{5}{3}$$

We can also use another approach to compute LE:

$$\tau \cdot C_{\text{load}} = R_{\text{eff}}C_{\text{in}}C_{\text{load}} = R_{\text{eff}}C_{\text{load}}C_{\text{in}}$$


$$\text{LE} = \frac{(R_{\text{eff}}C_{\text{load}}C_{\text{in}})_{\text{gate}}}{(R_{\text{eff}}C_{\text{load}}C_{\text{in}})_{\text{inv}}} \left( = \frac{\tau_{\text{gate}}}{\tau_{\text{inv}}} \right)$$

- a) Set the delays of the inverter and the gate to be the same; then take the ratio of the input capacitances, or  
 b) Set the input capacitances to be same; then take the delay ratio.



**Logical effort for gates with equals delays (after a))**

$$\left( LE_{\text{nand}} = \frac{(C_{\text{in}})_{\text{nand}}}{(C_{\text{in}})_{\text{inv}}} = \frac{2+2}{3} = \frac{4}{3}, \quad LE_{\text{nor}} = \frac{4+1}{3} = \frac{5}{3} \right)$$



**Logical effort using equal input capacitances (after 2))**

$$LE_{\text{nand}} = \frac{(\frac{4}{3}R_{\text{eff}})C_{\text{out}}}{R_{\text{eff}}C_{\text{out}}} = \frac{4}{3}$$

$$LE_{\text{nor}} = \frac{(\frac{5}{3}R_{\text{eff}})C_{\text{out}}}{R_{\text{eff}}C_{\text{out}}} = \frac{5}{3}$$

$$R_N \sim \frac{1}{W_N}$$



In effect, we are taking the ratio of the driving resistance of gates that have equal input capacitances.

A lower LE is better than a higher LE. So when we have a choice, we should use NAND gates over NOR gates.

### Logical effort values of simple gates

Type	1 input	2	3	4
INV	1	-	-	-
NAND	-	$\frac{4}{3}$	$\frac{5}{3}$	$\frac{6}{3}$
NOR	-	$\frac{5}{3}$	$\frac{7}{3}$	$\frac{9}{3}$

2. How do we compute the parasitic term (P) for any type of logic gate?  
P is technology- and gate-dependent

$$P = LE \cdot \gamma = LE \cdot \frac{C'_{\text{self}}}{C'_{\text{in}}}$$

$$P_{\text{inv}} = LE \frac{C_{\text{eff}} \cdot 3W}{C_g \cdot 3W} = LE \frac{C_{\text{eff}}}{C_g} = 1 \cdot \frac{1 \frac{fF}{\mu m}}{2 \frac{fF}{\mu m}} = \frac{1}{2}$$

$$P_{\text{nand}} = \frac{4}{3} \frac{C_{\text{eff}}}{C_g} \cdot \frac{2W + 2W + 2W}{2W + 2W} = \frac{4}{3} \cdot \frac{1}{2} \cdot \frac{6}{4} = 1$$

accounting for shared S/D regions in the layout

$$P_{\text{nor}} = \frac{5}{3} \frac{C_{\text{eff}}}{C_g} \cdot \frac{W + 4W + 4W}{W + 4W} = \frac{5}{3} \cdot \frac{1}{2} \cdot \frac{9}{5} = 1.5$$

#### NAND3

$$P_{\text{nand}} = \frac{5}{3} \cdot \frac{1}{2} \cdot \frac{3 + 3 + 3 + 2 + 2}{3 + 2} = \frac{13}{6}$$

#### NAND4

$$P_{\text{nand}} = \frac{6}{3} \cdot \frac{1}{2} \cdot \frac{4 + 4 + 4 + 4 + 2 + 2}{4 + 2} = \frac{20}{6}$$

#### NOR3

$$P_{\text{nor}} = \frac{7}{3} \cdot \frac{1}{2} \cdot \frac{6 + 6 + 6 + 1 + 1}{6 + 1} = \frac{20}{6}$$


#### NOR4

$$P_{\text{nor}} = \frac{9}{3} \cdot \frac{1}{2} \cdot \frac{8 + 8 + 8 + 8 + 1 + 1}{8 + 1} = \frac{34}{6}$$


**Table of parasitic terms for simple gates**

Type	1 input	2	3	4
INV	0.5	-	-	-
NAND	-	1	$\frac{13}{6}$	$\frac{20}{6}$
NOR	-	1.5	$\frac{20}{6}$	$\frac{34}{6}$

(accounting for shared S/D regions in the layout), bzw genauer:



$$\begin{aligned}
 P_{\text{nand}} &= \frac{4}{3} \cdot \frac{1}{2} \cdot \frac{1}{2+2} \cdot \left( (0.5 + 0.5 + 0.25)2 + \right. \\
 &\quad \left. + (0.5 + 0.25)2 + (0.5 + 0.25)\frac{2}{3}2 + 0.5 \cdot \frac{5}{6} \cdot 2 \right) \\
 &= \frac{1}{6} \left( 2.5 + 1.5 + 1 + \frac{5}{6} \right) \\
 &= \frac{5.8}{6} \approx 1
 \end{aligned}$$



$$\begin{aligned}
 P_{\text{nor}} &= \frac{5}{3} \cdot \frac{1}{2} \cdot \frac{1}{4+1} \cdot \left( (0.5 + 0.5 + 0.25)1 + \right. \\
 &\quad \left. + (0.5 + 0.25)4 + (0.5 + 0.25)\frac{2}{3}4 + 0.5\frac{5}{6}4 \right) \\
 &= \frac{1}{6} \left( 1.25 + 3 + 2 + 1 + \frac{2}{3} \right) \\
 &= \frac{7.9}{6} \approx 1.5
 \end{aligned}$$

### NAND3

$$\begin{aligned}
 P_{\text{nand}} &= \frac{5}{3} \cdot \frac{1}{2} \cdot \frac{1}{2+3} \left( (0.5 \cdot 3 + 0.25 \cdot 2)2 + (0.5 + 0.25)3 + \right. \\
 &\quad \left. + (0.5 + 0.25 \cdot 2) \cdot \frac{2}{3} \cdot 6 + (0.5 + 0.25) \cdot \frac{2}{3} \cdot 3 + 0.5 \cdot \frac{5}{6} \cdot 3 \right) \\
 &= \frac{11}{6} \approx 2
 \end{aligned}$$

### NAND4

$$\begin{aligned}
 P_{\text{nand}} &= \frac{6}{3} \cdot \frac{1}{2 \cdot 2 + 4} \left( (0.5 \cdot 3 + 0.25 \cdot 3)2 + (0.5 + 0.25)4 + \right. \\
 &\quad \left. + (0.5 + 0.25 \cdot 2) \cdot \frac{2}{3} \cdot 4 \cdot 2 + (0.5 + 0.25) \cdot \frac{2}{3} \cdot 4 + 0.5 \cdot \frac{5}{6} \cdot 4 \right) \\
 &= \frac{17.5}{6} \approx 3
 \end{aligned}$$


### NOR3

$$\begin{aligned}
 P_{\text{nor}} &= \frac{7}{3} \cdot \frac{1}{2 \cdot 6 + 1} \left( (0.5 \cdot 3 + 0.25 \cdot 2)1 + (0.5 + 0.25)6 + \right. \\
 &\quad \left. + (0.5 + 0.25 \cdot 2) \cdot \frac{2}{3} \cdot 6 + (0.5 + 0.25) \cdot \frac{2}{3} \cdot 6 + 0.5 \cdot \frac{5}{6} \cdot 6 \right) \\
 &= \frac{16}{6} \approx 3
 \end{aligned}$$

### NOR4

$$\begin{aligned}
 P_{\text{nor}} &= \frac{9}{3} \cdot \frac{1}{2 \cdot 8 + 1} \left( (0.5 \cdot 3 + 0.25 \cdot 3)1 + (0.5 + 0.25)8 + \right. \\
 &\quad \left. + (0.5 + 0.25 \cdot 2) \cdot \frac{2}{3} \cdot 8 \cdot 2 + (0.5 + 0.25) \cdot \frac{2}{3} \cdot 8 + 0.5 \cdot \frac{5}{6} \cdot 8 \right) \\
 &= \frac{26.25}{6} \approx 4.5
 \end{aligned}$$

## 6.6 Path Optimization Using Logical Effort



We need to equalize the LE·FO components of the delay for all gates:

**Table of parasitic terms of simple gates**

Type	1 input	2	3	4
INV	0.5	-	-	-
NAND	-	1	2	3
NOR	-	1.5	3	4.5

$$\begin{aligned}
\text{total\_path\_effort} &= LE_{\text{nand}} \cdot LE_{\text{inv}} \cdot LE_{\text{nor}} \frac{C_{\text{load}}}{C_{\text{in}}} \\
&= \frac{4}{3} \cdot 1 \cdot \frac{5}{3} \cdot \frac{200}{2} = 222.2 \\
\text{stage\_effort} &= \sqrt[3]{222.2} = 6
\end{aligned}$$

This is the fanout portion of the delay.

$$\begin{aligned}
\text{normalized\_path\_delay} &= D = 3 \cdot 6 + P_{\text{nand}} + P_{\text{inv}} + P_{\text{nor}} \\
&= 18 + 1 + \frac{1}{2} + \frac{3}{2} = 21 \\
\text{min\_path\_delay} &= \tau_{\text{inv}} \cdot D = 7.5ps \cdot 21 = 157.5ps
\end{aligned}$$

$$LE_{\text{nor}} \frac{C_{\text{out}}}{C_{j+2}} = 6 \Rightarrow C_{j+2} = \frac{5}{3} \cdot \frac{200fF}{6} = 55fF$$

$$LE_{\text{in}} \frac{C_{j+2}}{C_{j+1}} = 6 \Rightarrow C_{j+1} = 1 \cdot \frac{55fF}{6} = 9.1fF$$

$$LE_{\text{nand}} \frac{C_{j+1}}{C_{\text{in}}} = 6 \Rightarrow C_{\text{in}} = \frac{4}{3} \cdot \frac{9.1fF}{6} = 2fF \quad \square$$

**The minimum delay is determined without sizing the gates.** If this minimum possible delay is not within specifications, the logic can be modified and the process repeated until a satisfactory solution is obtained. Once the target is achieved, gate sizing can be carried out.

### Allgemeines Prinzip

Problem  $\rightarrow$  Formalisierung  $\rightarrow$  Modell

P  $\rightarrow$  Encoder  $\rightarrow$  M

M  $\models$  c

$c$ : Kodierung der Daten, so dass auf der 1-Menge von  $c$  operiert werden kann.


$c$  ist eine Eigenschaft von  $P$ ,

$P$  ist eine in  $x$  kodierte Aussage  $P(x)$

$[x]$  ist das Kodierungsuniversum

Ob Sie's glauben oder nicht, das ist alles Digital!

### 6.6.1 Understanding Logical Effort




$$D = LE \cdot FO + P$$

Practical interpretation of logical effort

The electrical effort is the ratio of fanout capacitance to input capacitance.

For improved accuracy of the LE method, these plots may be obtained directly from SPICE to determine more precise values of LE and P for a given technology.

Example: LE for a Skewed Inverter



The rising and falling cases must be handled separately for this gate.  
Method 1: Set the delay equal to that of the reference inverter and take the ratio of input capacitances

Falling case

$$LE_F = \frac{C_{in|gate}}{C_{in|inv}} = \frac{1+1}{1+2} = \frac{2}{3}$$

Rising case

$$LE_R = \frac{2+2}{1+2} = \frac{4}{3}$$



Method 2: Use the definition of logical effort (Set input capacitances equal, then take LE)

$$LE = \frac{(R_{eff}C_{in})|_{gate}}{(R_{eff}C_{in})|_{inv}}$$

Falling case

$$LE_F = \frac{(2R_{eqn})(2C_gW)}{R_{eqn}(3C_gW)} = \frac{2}{3}$$

Rising case


$$LE_R = \frac{(2R_{eqn})(2C_gW)}{R_{eqn}(3C_gW)} = \frac{4}{3}$$

average logical effort:

$$LE = \frac{\frac{2}{3} + \frac{4}{3}}{2} = 1$$

if required, otherwise falling and rising case separately.

Example 6.13: Path Optimization Using Logical Effort



$$\begin{aligned} \text{total\_path\_effort} &= \prod (\text{LE} \cdot \text{FO}) \\ &= 1 \left( \frac{X}{10} \right) \cdot \frac{5}{3} \left( \frac{Y}{X} \right) \cdot \frac{4}{3} \left( \frac{Z}{Y} \right) \cdot 1 \left( \frac{20}{Z} \right) \\ &= \frac{20}{9} \cdot \frac{20}{10} = \frac{400}{90} \end{aligned}$$

$$\text{optimal\_stage\_effort: } SE^* = \left( \frac{400}{90} \right)^{\frac{1}{4}} = 1.45$$

$$\begin{aligned} \text{total\_path\_delay: } D &= 4SE^* + 2P_{\text{inv}} + P_{\text{nor}} + P_{\text{nand}} \\ &= 4 \cdot 1.45 + 1.0 + 1.5 + 1 = 9.3 \end{aligned}$$

The optimal value of the total path delay is known before the gate sizes have even been determined!

$$SE^* = \text{LE} \times \text{FO} = \text{LE} \cdot \frac{C_{\text{out}}}{C_{\text{in}}}$$

$$C_{\text{in}} = \text{LE} \left( \frac{C_{\text{out}}}{SE^*} \right) \quad \text{working backwards}$$

$$Z = 1 \cdot \left( \frac{20}{1.45} \right) = 13.8$$


$$Y = \frac{4}{3} \cdot \left( \frac{Z}{1.45} \right) = 12.7$$

$$X = \frac{5}{3} \cdot \left( \frac{Y}{1.45} \right) = 14.5$$

$$C_{\text{in}} = 1 \cdot \left( \frac{14.5}{1.45} \right) = 10 \quad \square$$

The first inverter size can be verified by the last equation, which is consistent with the specified input capacitance value.

**Branching Effort and Sideloads**




Branching Factor:  
Sideload

The branch is identical to the path of interest

$$\text{total\_path\_effort} = \prod (\text{LE} \cdot \text{BE} \cdot \text{FO}) = \prod (\text{LE} \cdot \text{BE}) \cdot \frac{C_{\text{load}}}{C_{\text{in}}}$$


Example 6.15





$$\begin{aligned}
\text{logical\_effort: } LE_p &= \left(\frac{4}{3}\right)^3 \\
\text{electrical\_effort: } FO_p &= \frac{C_{out}}{C_{in}} = 4.5 \\
\text{branching\_effort: } BE_p &= 2 \cdot 3 = 6 \\
\text{path\_effort: } PE &= LE_p \cdot BE_p \cdot FO_p = 64 \\
\text{optimal\_stage\_effort: } SE^* &= (PE)^{1/3} = 4 \\
\text{Delay (normalized): } D &= N \cdot SE^* + \text{Parasitics} = 3 \cdot 4 + 3 \cdot 1 = 15 \\
C_{in} &= BE \cdot C_{out} \frac{LE}{SE^*} \\
z &= 1 \cdot 4.5 \frac{4/3}{4} = 1.5 \\
y &= 3 \cdot 1.5 \frac{4/3}{4} = 1.5 \\
x &= 2 \cdot 1.5 \frac{4/3}{4} = 1
\end{aligned}$$

### Computing Delay with Sideloads Example 6.16



Without sideload and FO4 sizing rules:  
 $w = 1, x = 4, y = 16 \Rightarrow$  Minimum delay

First two stages:

$$D_1 = LE_{inv} \left( \frac{x}{w} + \gamma_{inv} \right) + LE_{inv} \left( \frac{A+y}{x} + \gamma_{inv} \right)$$

$$\frac{\delta D_1}{\delta x} = \frac{1}{w} - \frac{A+y}{x^2} = 0 \Leftrightarrow \frac{x}{w} = \frac{A+y}{x}$$

Next two stages:

$$D_2 = LE_{inv} \left( \frac{A+y}{x} + \gamma_{inv} \right) + LE_{inv} \left( \frac{B}{y} + \gamma_{inv} \right)$$

$$\frac{\delta D_2}{\delta y} = \frac{1}{x} - \frac{B}{y^2} = 0 \Leftrightarrow \frac{y}{x} = \frac{B}{y}$$

We can use the two equations to iterate the solution:

$$y^2 = BX, y = \sqrt{BX} = \sqrt{64 \cdot 4} = 16$$




$$x^2 = (A + y)w, x = \sqrt{(A + y)w} = 4.9$$

$$(y = 17.7) \Rightarrow (x = 5.1)$$

$$(y = 18) \Rightarrow (x = 5)$$

**Alternative approach less prone to error:**

- a) Using logical effort without the sideload
- b) Add in the sideload and the loading of the next gate
- c) Remove downstream gates and solve with LE
- d) Combination (of above)



Slightly different but much easier to carry out, hand calculation using this method compared to the iterative approach.

Logical effort is a useful tool for back of the envelope timing optimization:

- Allows quickly to determine the optimal delay for a given path, and
- the corresponding device sizes to achieve this delay

- it provides insight into the key factors in the delay of logic paths

There are many other aspects of logical effort that were not covered in this chapter (See Sutherland, 1999).

## 7 Transfer Gate and Dynamic Logic Design

### Static Logic Gates

- CMOS
  - dissipates far less power
  - more area due to complementary PMOS and their size requirements to achieve equal rise / fall delays (2:1)
- Pseudo-NMOS
  - require ratioed devices to set the desired value of  $V_{oL}$  (1:4)
  - asymmetric rise and fall times

Key parameters are area, timing and power. All nodes of a static gate have direct paths to  $V_{DD}$  or Gnd. So long as the power remains on, the value of the output node is held indefinitely.

### Dynamic Gates

- Store their value on a capacitor
- Storage nodes isolated for a long period of time
  - ⇒ May decay, if not refreshed or updated periodically
  - ⇒ More susceptible to noise events
- Can outperform static logic gates
- Transfer gates (1,0,Z), in high-impedance state, the previous value is stored as charge on the output capacitance
- Additional clocking signals for proper operations precharged to an initial value on one part of the clock cycle, evaluating their correct output values on the other part of the cycle


### Basic Concepts

- Pass transistor
- Charge sharing
- Feedthrough
- Charge leakage


### Pass Transistor

- on: transfer the input signal
- off: output enters the high-Z state (to hold its previous value)


- 3 terminals: input, output, control
- NMOS has trouble to pass  $V_{DD}$
- PMOS has trouble to pass  $0V$




a) entladen




b) laden




c) laden



d) entladen




e)




f)

- for NMOS, the drain is the higher of the two nodes
- for PMOS, the source is the higher of the two nodes




NMOS pass gate configurations (ignoring body effect)




PMOS pass gate configurations (ignoring body effect)  
 The designers should avoid using the output of a pass transistor to drive the gate of another pass transistor.

### 7.1 Capacitive Feedthrough

$C_f$  causes the clock signal to feed through to the output.



The charges associated with the two capacitors  $C_f$  and  $C_{gnd}$  redistribute to maintain equality (displacement current).  
 The same effect would be observed at the drain node if it were isolated from the rest of the circuit.



The charge at the external node 1 produces a replica change at the internal node 2


which is a high-Z node.

$$\begin{aligned}
C_f(V_1 - V_2) &= C_{\text{gnd}}V_2 \\
V_2 &= \frac{C_f V_1}{C_f + C_{\text{gnd}}} \\
\Delta V_2 &= \frac{C_f}{C_f + C_{\text{gnd}}} \Delta V_1
\end{aligned} \tag{7.3}$$

Bootstrapping is usually associated with increasing a node voltage above  $V_{\text{DD}}$  using active devices. We use the term here more generally to refer to any increase in the voltage due to series capacitor effects.

$$C_f = C_{\text{gs}}, C_{\text{gnd}} = C_{\text{BS}} + C_{\text{load}}, C_{\text{gnd}} \gg C_f$$

#### $V_{\text{T}}$ Drop and Clock Feedthrough Effects ( $4\lambda/2\lambda$ )



Initial:

$$V_{\text{out}} = V_{\text{DD}} - V_{\text{TN}}(V_{\text{out}}) = 1.2 - (0.4 + 0.2(\sqrt{0.88 + V_{\text{out}}} - \sqrt{0.88})) = 0.73V$$

Switch from high to low:

$$\begin{aligned}
V_{\text{out}} &= 0.73 - \Delta V = 0.73 - \frac{C_f}{C_f + C_{\text{gnd}}} \cdot 1.2 \\
C_f &= C_{\text{OL}} = C_{\text{OL}} = C_{\text{ol}}W = (0.25 \frac{fF}{\mu m}) \cdot 0.2\mu m = 0.05 fF \\
C_{\text{gnd}} &= C_{\text{eff}} \cdot W = (1 \frac{fF}{\mu m}) \cdot 0.2\mu m = 0.2 fF \\
V_{\text{out}} &= 0.73 - \frac{0.05 \cdot 1.2}{0.05 + 0.2} \approx 0.5V
\end{aligned}$$


(Badly, below typical switching threshold, if no additional  $C_{\text{out}}$ )

$$\begin{aligned}
V_{\text{out}} &= 0V \text{ (linear region)} \\
C_f &= \frac{1}{2}C_g W + C_{\text{ol}}W = 0.5(2fF/\mu m)0.2\mu m + (0.25fF/\mu m) \cdot 0.2\mu m = 0.25 fF \\
V_{\text{out}} &= 0 - \frac{C_f(1.2)}{C_f + C_{\text{gnd}}} = 0 - \frac{0.25(1.2)}{0.25 + 0.2} = -0.67V
\end{aligned}$$

The devices does not shut off until  $V_{\text{GS}} \leq V_{\text{TN}}$ .  
The feedthrough equation is intended for use at high-Z nodes only.

## 7.2 Charge Sharing

Two isolated nodes with different voltage levels are suddenly connected together when a pass transistor turns on.




$$Q_{\text{total}} = C_1 V_1 + C_2 V_2 = (C_1 + C_2 V^*)$$

$$V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} \quad (7.6)$$

To reduce charge sharing ( $V^* < V_2$ ),  $C_2$  should be made much larger than  $C_1$ .

$$\text{Achtung! } V^* > V_{\text{DD}} - V_{\text{TN}} \Rightarrow \begin{cases} V_1 = V_{\text{DD}} - V_{\text{TN}} \\ Q_2 = Q_{\text{total}} - C_1 (V_{\text{DD}} - V_{\text{TN}}) \\ V_1 \neq V_2 \text{ after charge sharing} \end{cases}$$

Example:



a)  $C_1 = 100\text{fF}$   
 $C_2 = 20\text{fF}$   
 $V_1 = 0\text{V}$   
 $V_2 = 1.2\text{V}$

$$\Rightarrow V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} = 0.2\text{V}$$

b)  $C_1 = 20\text{fF}$   
 $C_2 = 20\text{fF}$   
 $V_1 = 0\text{V}$   
 $V_2 = 1.2\text{V}$

$$\Rightarrow V^* = 0.6\text{V}$$

c)  $C_1 = 20\text{fF}$   
 $C_2 = 100\text{fF}$   
 $V_1 = 0\text{V}$   
 $V_2 = 1.2\text{V}$

$$\Rightarrow V^* = 1.0\text{V}$$

$V_1$  cannot rise above  $0.8\text{V}$

$$Q_1 = 0.8\text{V} \cdot 20\text{fF} = 16\text{fC}$$


$$Q_2 = (1.2 - 0.8)\text{V} \cdot 100\text{fF} = 40\text{fC}$$

$$V_2 = \frac{104\text{fF}}{100\text{fF}} = 1.04\text{V}$$

### Other sources of charge loss



- reverse-bias leakage current from the drain junction and subthreshold current
- noise injection from neighboring wires
- $\alpha$ -particles as a leading cause of so-called **soft errors**

### CMOS Transmission Gate Logic



The cost of this feature is not only an extra transistor, but also an extra inverter since each transistor requires a complementary control input (4 transistors).






Transmitting low and high signals (0V,  $V_{DD}$ )  
 The degree of capacitive feedthrough is reduced.

### Multiplexers Using CMOS Transfer Gates

CMOS transmission gate logic can be used to reduce the number of transistors needed to implement certain logic functions.




S	A	B	F
0	Z	B	B
1	A	Z	A

Multiplexer Configuration - Analog Transmit


mit  $S=A$   
 $\Rightarrow F = \bar{A}B \vee A\bar{B}$

S	F
0	B
1	$\bar{B}$


a) XOR Gate (8 transistors)  
 - contrary to 16 transistors in CMOS



mit  $S = \bar{A}$   
 $\Rightarrow F = AB \vee \bar{A}\bar{B}$






b) XOR Gate



a) Two-level MUX

$S = (S_1S_0)$








b) single-level MUX

one-of-four MUX

**Improper conditions for multiplexer style logic**



- the data inputs to the multiplexer must all be valid
- the control signals must turn on only one path at a time





OR and AND functions using CMOS transmission gates (AA)  
 $F = AB \vee A\bar{B}\bar{C} \vee \bar{A}\bar{C}$

- Identify A and B as control signals and build a truth table

A	B	F
0	0	$\bar{C}$
0	1	$\bar{C}$
1	0	C
1	1	1

- Convert the truth table to a multiplexer-style design by creating a signal path in the circuit for each row of the truth table. Any AA of Fig. 7.13 can be used.
- Combine paths or remove unnecessary transistors



$$F = \bar{A}B \vee A\bar{B}$$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

SA  
Kombinatorik

A	F
0	*
0	*
1	$\overline{B}$
1	$\overline{B}$

AA  
MUX

A	F
0	B
0	B
1	*
1	*


AA  
MUX

B	F
0	A
1	*
0	A
1	*

AA  
MUX


A	F
0	*
0	B
1	*
1	$\overline{B}$

AA  
INV




$$F = A\overline{B} + \overline{A}B$$

$$F_1 = A\overline{B}$$



A	B	F <sub>1</sub>
0	0	A
0	1	Z
1	0	A
1	1	Z

$$F_2 = \overline{A}B + \overline{A}\overline{B}$$




A	B	F <sub>2</sub>
0	0	Z
0	1	B
1	0	Z
1	1	$\overline{B}$

$$F = F_1 + F_2$$

A	B	F <sub>1</sub>	F <sub>2</sub>	F	F
0	0	A	Z	A	0
0	1	Z	B	B	1
1	0	A	Z	A	1
1	1	Z	$\overline{B}$	$\overline{B}$	0

### 7.2.1 CMOS Transmission Gate Delay




RC model for CMOS transmission gate

The role of the TG is to transmit signals from input to output under gate control.

$$R_{\text{on}} \approx \frac{V_{\text{DS}}}{I_{\text{ds}}}$$


output:  $V_{\text{DD}} \rightarrow 0V$




$$R_{\text{N}} = \frac{V_{\text{out}}}{I_{\text{Dsat,n}}}$$

$$R_{\text{N}} = \frac{V_{\text{out}}}{I_{\text{Dlin,n}}}$$

$$R_{\text{P}} = \frac{V_{\text{out}}}{I_{\text{Dsat,p}}}$$



output:  $0V \rightarrow V_{\text{DD}}$



$$R_P = \frac{V_{DD} - V_{out}}{I_{Dsat,p}}$$

$$R_P = \frac{V_{DD} - V_{out}}{I_{Dlin,p}}$$

$$R_N = \frac{V_{DD} - V_{out}}{I_{Dsat,n}}$$

It is convenient to model this resistance by a constant value based on the average during the transition.


$$R_{TG}(0 \rightarrow V_{DD}) = R_N || R_P \approx 2R_{eqn} || R_{eqp}$$

$$2R_{eqn} || 2.4R_{eqp} = 1.1R_{eqn} \approx R_{eqn}$$


$$R_{TG}(V_{DD} \rightarrow 0) = R_N || R_P \approx R_{eqn} || 2R_{eqp}$$

$$R_{eqn} || 4.8R_{eqp} = 0.83R_{eqn} \approx R_{eqn}$$

$$\Rightarrow R_{TG} = R_{eqn} \frac{L}{W}$$



OFF state



ON state

Except for the overlap capacitances, from a) follows




$$C_{in} = C_{out} = C_{eff}(W_n + W_p) = C_{eff}2W$$

In the on state the devices are assumed to be in the linear region (which is true for some part of the transition for both devices)

$$C_{in} = C_{out} = C_{eff}(W_n + W_p) + \frac{1}{2}(C_g W_n + C_g W_p) = C_{eff}2W + C_g W$$

With the complete RC model defined as above, it is now possible to compute the path delay of circuits containing transmission gates.

However, accurate delay calculation must involve the characteristics of the driver and load of the transmission gate.




Transmission gate with driver and load

### Elmore Delay (Chapter 10)

$$\begin{aligned}
 t_{\text{Elmore}} &= R_1 C_1 + (R_1 + R_2) C_2 \\
 &= R_{\text{inv}} (C_{\text{inv}} + C_{\text{TG1}}) + (R_{\text{inv}} + R_{\text{TG}}) (C_{\text{TG2}} + C_{\text{load}})
 \end{aligned}$$




## 7.2.2 Logical Effort with CMOS Transmission Gates



This is another type of tristate driver which performs a similar function to the tristate inverter seen in Section 4.9 of Chapter 4. Here, we have three inputs: **A**, **sel**,  $\overline{\text{sel}}$

$$\text{LE input A} = \frac{3WC_g(2R)}{3WC_gR} = 2$$

$$\text{LE input sel} = \frac{WC_g(2R)}{3WC_gR} = \frac{2}{3}$$



LE computation with a 3X transmission gate


$$\text{LE input A} = \frac{3W(4R/3)}{3WR} = \frac{4}{3}$$

$$\text{LE input sel} = \frac{3W(4R/3)}{3WR} = \frac{4}{3}$$


**input A** experiences a smaller output resistance without any change in its input capacitance, while **input sel** experiences an increase of three times its input capacitance but not a reduction of three times its output resistance.

## 7.3 Dynamic D-Latches and D-FlipFlops

Requires fewer transistors




- the voltage at the output can only rise to  $V_{DD} - V_T$
- clock feedthrough at  $Q$  when the clock goes low
- no  $\bar{Q}$  output available
- the high-Z state after the clock goes low is susceptible to all of the charge loss mechanisms



- TG1 is on when we are in transparent mode
- TG2 is on when we are in hdd mode

When the circuit is in transparent mode, TG2 is off and the value of D passes through to  $Q_{out}$  after a delay of TG1 and two inverters.

While this circuit removes the problem of dynamic storage it introduces another small problem. When the CLK signal goes high, we note that there is a delay before  $\overline{CLK}$  goes low. In that situation, the n-channel device of TG2 is still on. If D is different from the previously stored Q, then there will be a conflict at node Q for a short duration. TG1 is attempting to apply a new a value at Q while TG2 is recirculating the old value through the loop. The problem can be resolved with proper sizing of the INV2, TG2, TG1 and the gate that is driving D. The basic idea is to ensure that the forward path is stronger than the feedback path.





## 7.4 Domino Logic

Numerous difficulties with dynamic logic:

- charge sharing
- feedthrough
- charge leakage
- single-event upsets (kurzer Glitch durch  $\alpha$ -Teilchen Einstrahlung  $\Rightarrow$  kann dynamisches Bauteil kurzzeitig logisch verndern; findet man nie wieder)


vs static logic:

- PMOS devices with relatively large sizes
- Pseudo-NMOS gates dissipate power when the output is low




If both A and B are high, then a path exists to Gnd. Otherwise, the output remains high and we preserve the value on the capacitance at the output node. This charge storage at the output node makes it a dynamic gate.

#### 7.4.1 NOR3 in dynamic logic




In reality, the CLK signal arrives first so A, B and C can be considered as late arriving signals. In that case, the transistors can be reduced to half the size to deliver the same delay as the inverter.




The desired function is implemented in the NMOS complex. Transistors  $M_p$  and  $M_n$  are the precharge and evaluate transistors, respectively. The foot transistor is the only extra device relative to pseudo-NMOS gates.

Note that all dynamic gates require a clock signal for proper operation.



a) Direct connection not possible




b) Insert inverter between dynamic gates

Define a stage as the dynamic gate plus the inverter.

The output of each stage is now low during precharge. Therefore, all NMOS transistors are off during precharge and can only be turned on during the evaluate phase.

⇒ domino stage (dynamic stage + inverter)

⇒ domino logic circuits



The clock,  $\Phi$ , should only be low until all inverter outputs are low. When  $\Phi$  goes high, we enter the evaluation phase where the internal nodes (labeled  $Y_1, Y_2, Y_3$ ) will fall like dominos in order from left to right, assuming there is a path to Gnd through their respective n-complexes.

The clock must remain high long enough for logic to propagate through the entire chain.

- high duty cycle (percentage of time that the clock is high)
- we care most about the falling edge of the dynamic block and the rising edge of the inverter output

⇒ Stronger pull-down in the dynamic gate

Stronger pull-up in the static inverter


- ⇒  $V_S$  of inv is higher (skewed)
- ⇒  $V_S$  of gate is lower ( $\approx V_{TN}$ )
- ⇒ Therefore, a domino stage will actually switch earlier than a regular gte

There is also a power savings in domino logic. Only those gates that discharge to Gnd will dissipate power. There will be no power dissipation due to crowbar current since a direct path between  $V_{DD}$  and Gnd is not allowed in this type of logic. In addition, glitches can be effectively removed since all inputs switch from low to high.

It can only be used to create noninverting functions.

- ⇒ An inverter cannot be implemented in domino logic




### 7.4.2 Adder function in Domino Logic




$$X = a \oplus b = a\bar{b} \vee \bar{a}b$$

$$\bar{X} = \overline{a \oplus b} = ab \vee \bar{a}\bar{b}$$


$$\text{Sum} = c \oplus X = c\bar{X} \vee \bar{c}X$$



### 7.4.3 Logical Effort for Domino Gates



a) static NOR gate



b) dynamic NOR gate

$$LE_{\text{nor}} = \frac{5}{3}$$

$$LE_{\text{dyn.nor}} = \frac{C_{\text{in,gate}}}{C_{\text{in,inv}}} = \frac{8\lambda}{12\lambda} = \frac{2}{3}$$

$$LE_{\text{inv}} = 1 \Rightarrow LE_{\text{avg}} = \sqrt{\frac{2}{3}} \cdot 1 \approx 0.8$$

Therefore, the domino stage is better in terms of its overdrive capability and in/out capacitive loading.

⇒ Only one NMOS device is driven in the domino case


⇒ PD does not fight with the PU,  $V_S \approx V_{TN}$

#### 7.4.4 Limitations of Domino Logic

There are notable disadvantages that have prevented its widespread use in industry.

- potential for logic upset due to charge loss on a capacitor
- charge sharing (zwei getrennte Kapazitäten zusammenschalten)
- noise injection due to capacitive coupling
- charge leakage
- $\alpha$ -particle hits

Once lost, it cannot be recovered and the circuit ceases to function correctly.



The degree of charge sharing depends on the two capacitances  $C_{\text{out}}$  and  $C_x$ .


$$V^* = \frac{C_{\text{out}}}{C_x + C_{\text{out}}} V_{\text{DD}}$$

If they are equal, then the output value will be reduced to half its original value (i.e.  $0.5V_{\text{DD}}$ ).

There is obviously a design tradeoff between timing and noise tolerance when sizing the




inverter.




Minimizing the effects of charge sharing using Keepers.  
 Keepers or baby-sitters: weak PMOS  $\Rightarrow \frac{W}{L}$  is small  
Discussion: siehe Buch Seite 344-345


### 7.4.5 Dual-Rail (Differential) Domino Logic

- Differential Cascode Voltage Switch (DCVS) logic
- complementary pair of logic outputs






- internal nodes are susceptible (anfällig) to charge sharing
- power dissipated is much higher since one side will always be precharged high and then go low
- but: not every logic gate requires a complement function




### 7.4.6 Self-Resetting Circuits

Delay and skew from clock to domino gates

⇒ Automatically precharge (i.e. reset themselves) after a prescribed delay



a) Precharge circuit



b) Postcharge circuit

The delay line is implemented as a series of inverters. The width of propagating pulses must be controlled carefully or else there may be contention between NMOS and PMOS devices or, even worse, oscillations may occur.

For example, if A is high for more than twice the delay around the loop, the circuit will oscillate. Therefore, special care must be taken to ensure correct timing.

## Literatur

- [1] David Hodges, Horace Jackson, and Resve Saleh. *Analysis and Design of Digital Integrated Circuits*. McGraw-Hill Science/Engineering/Math, 2003.