

Allgemeines/Konstanten

$$k = 8.617 \cdot 10^{-5} \frac{eV}{K} = 1.38 \cdot 10^{-23} \frac{J}{K}$$

$$e = 1.6022 \cdot 10^{-19} C$$

$$\epsilon_0 = 8.854 \cdot 10^{-12} \frac{C}{Vm} = 8.854 \cdot 10^{-14} \frac{C}{Vcm}$$

$$\epsilon_r(\text{Si}) = 11.8 \quad \epsilon_r(\text{SiO}_2) = 3.9 \approx 4$$

$$\text{Temperaturspg.: } V_{th} = \frac{kT}{q} \stackrel{T=300K}{\approx} 26mV$$

$$n_i = 1.45 \cdot \frac{10^{10}}{cm^3}$$

$$1\text{\AA} = 10^{-10} m = 10^{-8} cm$$

$$C_g = 2 \frac{fF}{\mu m} \quad C_{eff} = 1 \frac{fF}{\mu m} \quad C_{OL} = 0.25 \frac{fF}{\mu m}$$

$$\text{Si: } E_c - E_v = 1.1eV$$

c	m	μ	n	p	f
10^{-2}	10^{-3}	10^{-6}	10^{-9}	10^{-12}	10^{-15}

$$\text{Frequenz: } f = \frac{1}{T}$$

Bool'sche Logik

$$\text{De-Morgan: } \overline{a \wedge b} = \overline{a} \vee \overline{b} \quad \overline{a \vee b} = \overline{a} \wedge \overline{b}$$

$$\text{Absorption: } a \vee (a \wedge b) = a \quad a \wedge (a \vee b) = a$$

Konsensus

$$(a \vee b)(\overline{a} \vee c)(b \vee c) = (a \vee b)(\overline{a} \vee c)$$

$$ab \vee \overline{a}c \vee bc = ab \vee \overline{a}c$$

Kondensator

Aufladung

$$V_{out} = V_{in} \cdot \left(1 - e^{-\frac{t}{\tau}}\right)$$

$$t = -\tau \cdot \ln\left(1 - \frac{V_{out}}{V_{in}}\right)$$

Entladung

$$V_{out} = V_{in} \cdot \left(e^{-\frac{t}{\tau}}\right)$$

$$t = -\tau \cdot \ln\left(\frac{V_{out}}{V_{in}}\right)$$

$$\tau = RC$$

Ladung des Kondensators

$$Q = CV$$

Strom des Kondensators

$$I = \frac{dQ}{dt}$$

MOS Transistor

Intrin. Ladungsträger-Konzentration

$$n_i = 1.45 \cdot 10^{10} cm^{-3}$$


$$\text{Mass-Action-Law: } np = n_i^2$$

Im n-dotierten Halbleiter:

$$n \approx N_D \gg n_i \quad p = \frac{n_i^2}{N_D}$$

Im p-dotierten Halbleiter:

$$p \approx N_A \gg n_i \quad n = \frac{n_i^2}{N_A}$$



Effektives Fermi-Niveau:

$$q\phi_F = E_F - E_{Fi}$$

$$\text{NMOS: } \phi_{Fp} = \frac{kT}{q} \ln\left(\frac{n_i}{p}\right) (< 0)$$

$$\text{PMOS: } \phi_{Fn} = \frac{kT}{q} \ln\left(\frac{n}{n_i}\right) (> 0)$$

Oxid-Kapazität:

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad \epsilon_{ox} = \epsilon_r \cdot \epsilon_0$$

Oxid-Dicke:

$$t_{ox} \leq 5nm \stackrel{\text{\AA}=10^{-10}m}{=} 50\text{\AA}$$

Weite der Raumladungszone:

$$X_d = \sqrt{\frac{2\epsilon_{Si}|\phi_S - \phi_F|}{qN_A}}$$

Maximum bei $\phi_S = -\phi_F$

Ladung der Raumladungszone:

$$Q_B = \pm qNX_d = \pm \sqrt{2qN_A\epsilon_{Si}|\phi_S - \phi_F|} \left[\frac{C}{cm^2}\right]$$

Maximum bei $\phi_S = -\phi_F$

(-: NMOS, +: PMOS)

Potentialdifferenz Gate-Substrat:

$$\phi_{GC} = \phi_G - \phi_C$$

$$\text{Flatband Voltage: } V_{FB} = \phi_{GC} - \frac{Q_{ox}}{C_{ox}}$$

Threshold Voltage

$$V_T = V_{T0} + \gamma \left(\sqrt{V_{SB} + 2|\phi_F|} - \sqrt{2|\phi_F|} \right)$$

$$V_{T0} = V_{FB} - 2\phi_F - \frac{Q_B}{C_{ox}}$$

Verschieben von VT

$$N_I = \frac{Q_I}{q} = \frac{C_{ox}\Delta V}{q}$$

Velocity-Saturated Current Equations

Effektive Mobilität

$$\mu_e = \frac{\mu_0}{1 + \left(\frac{V_{GS} - V_T}{\Theta \cdot t_{ox}}\right)^\eta}$$

Body-Factor

$$\gamma = \frac{1}{C_{ox}} \sqrt{2q\epsilon_{Si}N_A} [V^{0.5}]$$

Querstrom (eingeschwungen)

$$I_{DC} = \frac{V_{DD} - V_{oL}}{R_L}$$

$$E_{cn} = 6 \cdot 10^4 \frac{V}{cm}$$

$$E_{cp} = 24 \cdot 10^4 \frac{V}{cm}$$

$$V_{Dsat} = \frac{(V_{GS} - V_T) \cdot E_c L}{(V_{GS} - V_T) + E_c L}$$

Transconductance Parameter

$$k' = \mu_n C_{ox} \quad k = k' \frac{W}{L}$$

Alpha-Power Law:

$$I_{DS} = K_S \frac{W}{L} (V_{GS} - V_T)^\alpha \text{ mit } \alpha \approx 1.25$$

$$I_{DS} = K_L \frac{W}{L} (V_{GS} - V_T) V_{DS}$$

$$\Rightarrow V_{Dsat} = \frac{K_S}{K_L} (V_{GS} - V_T)^{\alpha-1}$$

Bereichs-Abschätzung:

$$V_{GS} < V_T \rightarrow \text{sicher Cutoff}$$

$$V_{DS} > V_{GS} \rightarrow \text{wahrsh. Sättigung}$$

$$V_{DS} < V_{GS} \rightarrow \text{wahrsh. linearer Bereich}$$

$$V_{DS} = V_{GS} \rightarrow \text{sicher Sättigung}$$

ID long channel

$$V_{DS} < V_{GS} - V_T: \text{linear}$$

$$I_D = \frac{k}{2} [(V_{GS} - V_T)V_{DS} - V_{DS}^2]$$

$$V_{DS} \geq V_{GS} - V_T: \text{saturation}$$

$$I_D = \frac{k}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

ID short channel (!)

$$V_{DS} \geq \frac{(V_{GS} - V_T)E_c L}{(V_{GS} - V_T) + E_c L}: \text{linear:}$$

$$I_{DS} = \frac{W}{L} \frac{\mu_e C_{ox}}{(1 + \frac{V_{DS}}{E_c L})} (V_{GS} - V_T - \frac{V_{DS}}{2}) V_{DS}$$

$$V_{DS} < \frac{(V_{GS} - V_T)E_c L}{(V_{GS} - V_T) + E_c L}: \text{saturation}$$

$$I_{DS} = WC_{ox} \frac{(V_{GS} - V_T)^2 v_{sat}}{V_{GS} - V_T + E_c L} \text{ mit } v_{sat} = \frac{E_c \mu_e}{2}$$

Diode

$$I_D = I_S (\exp(V_J/V_{th}) - 1)$$


$$\phi_B = \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right)$$

$$C_{j0} = \frac{\epsilon_{Si} q}{X_d} = \sqrt{\frac{\epsilon_{Si} q}{2\phi_B} \cdot \frac{N_A N_D}{N_A + N_D}} \left[\frac{fF}{\mu m^2}\right]$$

Beim abrupten pn Übergang:

$$C_{j0} \approx \sqrt{\frac{\epsilon_{Si} q N_A}{2\phi_B}}$$

MOS Capacitances




Thin-Oxide (\rightarrow Gate) Capacitance

$$C_G = WC_g$$

$$C_g = LC_{ox} = L \frac{\epsilon_{ox}}{t_{ox}} = 1.6 \frac{fF}{\mu m}$$

Bereiche



	C_{GS}	C_{GD}	C_{GB}
Cutoff ($V_{GS} = 0$)	0	0	$\frac{1}{2} C_g$
Linear	$\frac{1}{2} C_g$	$\frac{1}{2} C_g$	0
Sättigung	$\frac{2}{3} C_g$	0	0

pn Junction Capacitance:

$$\text{Bottom Area: } A_b = WY$$

$$\text{Sidewall Area: } A_{sw} = Wx_j$$

$$C_J = \frac{C_{jb}(A_b + A_{sw})}{\left(1 - \frac{V_J}{\phi_B}\right)^m} = \frac{C_{jb}W(Y + x_j)}{\left(1 - \frac{V_J}{\phi_B}\right)^m}$$

abrupter Übergang: $m = 0.5$

$$K_{eq} = \frac{C_{eq}}{C_{jb}} = \frac{-2\phi_B^{\frac{1}{2}}}{V_2 - V_1} \left[(\phi_B - V_2)^{\frac{1}{2}} - (\phi_B - V_1)^{\frac{1}{2}} \right]$$

Large Signal effective C_J :

$$C_J = K_{eq} C_{jb} W(Y + x_j) = C_j W$$

Overlap Capacitance:

$$C_{ol} = C_{ov} + C_f$$

$$C_f = \frac{2\epsilon_{ox}}{\pi} \ln\left(1 + \frac{T_{poly}}{t_{ox}}\right)$$

$$C_{ov} = C_{ox} \cdot L_D$$

Noise Margin

Single Source (SSNM):

$$SSNM_H = V_{oH} - V_S$$

$$SSNM_L = V_S - V_{oL}$$

Multiple Source (MSNM):

$$NM_H = V_{oH} - V_{iH}$$

$$NM_L = V_{iL} - V_{oL}$$

MOS Inverter

Resistive-Load-Inverter

$$V_{oL} \approx \frac{V_{DD}}{1 + kR_L(V_{DD} - V_T)}$$

$$V_{oH} = V_{DD}$$

$$V_{iL} = V_T + \frac{1}{kR_L}$$

$$V_{iH} = V_T + \sqrt{\frac{8V_{DD}}{3kR_L}} - \frac{1}{kR_L}$$

$$V_S : \frac{Wv_{sat}C_{ox}(V_S - V_T)^2}{(V_S - V_T) + E_c L} = \frac{V_{DD} - V_S}{R_L}$$

$$V_S = -\frac{V_T^2 R_L k E_c L}{V_T R_L k E_c L + V_{DD} V_T - V_{DD} E_c L}$$

$$V_{ouL} = \sqrt{\frac{2V_{DD}}{3kR_L}}$$

$$V_{ouH} = ?$$

$$I_{DSmax} = \frac{V_{DS} - V_{oL}}{R_L} \text{ wenn } V_{out} = V_{oL}$$

Saturated Enhancement Load

$$V_{SB} = V_{oH} = V_{DD} - V_T$$

$$V_{oH} = V_{DD} - V_T(V_{oH})$$

(iter. Lösungsverfahren mit $V_{oH,start} = V_{DD} - V_T$)

$$\frac{W_L}{L_I} \frac{\mu_n C_{ox}}{1 + E_{CN} L_I} \left[(V_{in} - V_{TI}) V_{out} - \frac{V_{out}^2}{2} \right] =$$

$$\frac{W_L V_{sat} C_{ox} (V_{DD} - V_{out} - V_{TL})^2}{(V_{DD} - V_{out} - V_{TL}) + E_{CN} L_L}$$

CMOS Inverter

$$V_{oH} = V_{DD} \quad V_{oL} = 0V$$

$$V_{iL} = \frac{2V_{out} - V_{DD} - |V_{TP}| + (k_N/k_P)V_{TN}}{1 + (k_N/k_P)} \text{ mit } V_{out} =$$

$$V_{ouL}$$

$$V_{iH} = \frac{2V_{out} + V_{TN} + (k_N/k_P)(V_{DD} - |V_{TP}|)}{1 + (k_N/k_P)} \text{ mit}$$

$$V_{out} = V_{ouH}$$

$$\chi = \sqrt{\frac{\frac{W_N}{E_{CN} L_N}}{\frac{W_P}{E_{CP} L_P}}} = \sqrt{\frac{W_N \mu_n}{W_P \mu_p}}$$

$$V_S = \frac{V_{DD} - |V_{TP}| + \chi V_{TN}}{1 + \chi}$$

Pseudo-NMOS Inverter

$$V_{oH} = V_{DD}$$

$$V_{oL} : I_{DP}(sat) = I_{DN}(lin)$$

$$\frac{W_P V_{sat} C_{ox} (V_{DD} - |V_{TP}|)^2}{V_{DD} - |V_{TP}| + E_{cp} L_P} =$$

$$\frac{W_N}{L_N} \frac{\mu_n C_{ox}}{(1 + E_{CN} L_N)} \left((V_{DD} - V_{TN}) V_{oL} - \frac{V_{oL}^2}{2} \right)$$

Inverter Sizing

$$\text{50\% Point: } t_{phl} = t_{plh} = 0.69 R_{eff} C_L$$

Equivalent On-Resistances

$$R_{eqn} = 12.5 \frac{k\Omega}{\square} \quad R_{eqp} = 30 \frac{k\Omega}{\square}$$

Pull-Down / Pull-Up Resistance

$$R_{LN} = R_{eqn} \cdot \frac{L_N}{W_N} \quad R_{LP} = R_{eqp} \cdot \frac{L_P}{W_P}$$


$$R_N = \frac{V}{0.7 I_{DSat,n}} \quad R_P = \frac{V}{0.7 I_{DSat,p}}$$

$$\text{Series Stack: } W_{eq} = \frac{W_1 W_2 W_3}{W_1 W_2 + W_2 W_3 + W_1 W_3}$$


$$\text{Parallel Devices: } W_{eq} = W_1 + W_2 + W_3$$

Latches und FFs


RS Latch NOR, active high




RS Latch NAND, active low




JK Flipflop, active high



JK Master-Slave Flipflop



D Latch / FF



CMOS Power Dissipation

Static (Standby) Power

$$P_{DC} = I_{DC} V_{DD}$$

$$P = \alpha C V_{DD}^2 f_{CLK} + I_{leak} V_{DD}$$

Dynamic (Switching) Power

Capacitance Switching Current / Power

$$I_{D,avg} = C \frac{dV}{dt} = \frac{C_L \Delta V_{swing}}{\Delta t} = C_L V_{DD} f_{avg}$$

$$P_{cap} = I_{D,avg} V_{DD} = C_L V_{DD}^2 f_{avg} =$$

$$\alpha_{0 \rightarrow 1} C_L V_{DD}^2 f_{clk}$$

$$\alpha_{0 \rightarrow 1} = \frac{\#toggles}{2 \#clock \ cycles}$$

Crowbar Current / Power

$$I_{SC} = \frac{\Delta t_{sc}}{T} I_{SC,avg} \text{ mit } \Delta t_{sc} = \Delta t_{scr} + \Delta t_{scf}$$

$$P_{SC} = \Delta t_{sc} I_{SC,avg} V_{DD} f_{clk} = C_{SC} V_{DD}^2 f_{clk} =$$

$$\alpha_{SC} C_L V_{DD}^2 f_{clk}$$

$$P_{switching} = P_{cap} + P_{SC}^{\alpha = \alpha_{0 \rightarrow 1} + \alpha_{SC}} \alpha C_L V_{DD}^2 f_{clk}$$

Power and Delay Tradeoffs

$$PDP = P t_p = \frac{1}{2} C V_{DD}^2$$

$$EDP = PDP \cdot t_p = \frac{C^2 V_{DD}^3}{2 K_2 (V_{DD} - V_T)} [Js]$$

$$t_p = \frac{1}{2f}$$

Wire Capacitance

$$C_{wire} = C_{int} L W = 0.2 \frac{fF}{\mu m} \cdot \text{wire length}$$

$$C_{load} = C_{fanout} + C_{self} + C_{wire}$$

Path Delay Optimization

$$\text{total_delay} \approx \sum_i R_i C_i$$

$$\text{Fanout Ratio: } f = \frac{C_{out}}{C_{in}}$$

$$\gamma_{inv} = \frac{C_{self}}{C_{in}}$$

$$\tau = R_{eff} C_{in} \quad \tau_{inv} = 3 R_{eqn} C_g L_n$$

$$\tau_{nand} = 4 R_{eqn} C_g L_n \quad \tau_{nor} = 5 R_{eqn} C_g L_n$$

$$t_{delay} = R_{eff} (C_{out} + C_{self}) = \tau_{inv} \left(\frac{C_{out}}{C_{in}} + \gamma_{inv} \right)$$

$$t_p = \frac{t_{phl} + t_{plh}}{2}$$

$$t_{Elmore} = R_1 C_1 + (R_1 + R_2) C_2$$

$$\text{total_delay} = \sum_{j=1}^N \tau \left(\frac{C_{j+1}}{C_j} + \gamma \right) = \sum_{j=1}^N \tau \left(\frac{W_{j+1}}{W_j} + \gamma \right)$$

$$W_j = \sqrt{W_{j-1} W_{j+1}}$$

$$\text{fanout_delay} = \tau \frac{C_{j+1}}{C_j}$$

$$\text{optimal_fanout_delay} = \left(\prod \text{fanout_delay} \right)^{\frac{1}{N}}$$

$$f^N C_{in} = C_{load}$$

Logical Effort

$$LE = \frac{\tau_{gate}}{\tau_{inv}} = \frac{(R_{eff} C_{load} C_{in})_{gate}}{(R_{eff} C_{load} C_{in})_{inv}}$$

$$LE_{inv} = 1 \quad LE_{nand} = \frac{4}{3} \quad LE_{nor} = \frac{5}{3}$$

$$\text{Parasitic Term: } P = LE \cdot \gamma$$

Normalized delay

$$D = \frac{\text{total_delay}}{\tau_{inv}} = \sum (LE \cdot FO + P)$$

$$= N \cdot SE^* + \sum P$$

$$\text{Fanout: } FO = \frac{C_{j+1}}{C_j}$$

$$\text{total_path_effort} = \prod (LE \cdot BE \cdot FO)$$

$$= \prod LE \cdot BE \frac{C_{load}}{C_{in}}$$



$$\text{optimal_stage_effort: } SE^* = \text{total_path_effort}^{\frac{1}{N}}$$

Capacitive Feedthrough

$$\Delta V_2 = \frac{C_f}{C_f + C_{gnd}} \Delta V_1$$

Charge Sharing

$$V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2}$$




$$R_{TG} = R_{eqn} \frac{L}{W}$$

$$C_{in,off} = C_{out,off} = C_{eff} (W_N + W_P) = C_{eff} 2W$$


$$C_{in,on} = C_{out,on} = C_{eff} 2W + C_g W$$

Domino Logic




Logical Effort

NAND3



NOR3



CMOS Transmission Gate